

Dual channel symmetric outputs
 TCXO / external input, LMX2572/LMX2592
 001, 2021-11-13 09:38

Petr Polasek

Sheet: /
 File: MWGEN-G1.kicad_sch

Title: Generator 0.0125 - 6.4 GHz (0.02 - 9.8 GHz)




Size: A4 Date: 2021-11-13

KiCad E.D.A. kicad 5.99.0-unknown-73f40b11ee~143~ubuntu21.10.1


Rev: 211113-001

Id: 1/5

Multiplexer / buffer



Power section



Dual channel symmetric outputs
TCXO / external input, LMX2572/LMX2592
001, 2021-11-13 09:38

Petr Polasek

Sheet: /Clock reference/
File: clock_reference.kicad_sch

Title: Generator 0.0125 - 6.4 GHz (0.02 - 9.8 GHz)

Size: A4 Date: 2021-11-13



KiCad E.D.A. kicad 5.99.0-unknown-73f40b11ee~143~ubuntu21.10.1

Rev: 211113-001





Id: 2/5

Schematic diagram of the U301A LMX2572 circuit. The chip is shown with its pins connected to various components. The top pins are connected to GND through resistors R306, R309, R311, and R313. The bottom pins are connected to GND through resistors R307, R310, R312, and R314. The chip is labeled U301A LMX2572. The pins are labeled: SCK, SDI, MUXout, CSB, CED, RampClk, RampDir, SYNC, and SysRefReq. The pin numbers are: 16, 17, 20, 24, 1, 30, 32, 5, and 28.

Clock section



KiCad E.D.A.	kicad 5.99.0-unknown-73f40b11ee~143~ubuntu21.10.1	Id: 3/5
--------------	---	---------



Dual channel symmetric outputs
TCXO / external input, LMX2572/LMX2592
001, 2021-11-13 09:38

Petr Polasek

Sheet: /MCU/
File: MCU.kicad_sch

Title: Generator 0.0125 – 6.4 GHz (0.02 – 9.8 GHz)

Size: A4	Date: 2021-11-13
----------	------------------

KiCad E.D.A. kicad 5.99.0-unknown-73f40b11ee~143~ubuntu21.10.1

Rev: 211113-001

KiCad E.D.A.	5.99.0-unknown-73f40b11ee~143~ubuntu21.10.1	Id: 4/5
--------------	---	---------

Duty factor / DC corrector

Idiotic ...G66 symbol. The floating labels are power supply.

JP503 PWR_FLAG
Jumper_2_Bridged
VCC_fREF

U204 74LVC1G66

DF_CORR_EN

DUTY_OUT_N
DUTY_OUT_P

D207 DUTY_ERR_N
D208 DUTY_ERR_P

VCC_fREF
C501 100n
GND

VCC_fREF
C501 100n
GND

Duty factor correcting circuitry for external reference input. Assemble only when problems with DF on external ref. appear.

Reference frequency input

The Si533301 requires slew rate at least 750 V/us to meet 50 fs additive jitter. This would require 5.5 V_{pk-pk} @ 10 MHz or 1.45 V_{pk-pk} at 40 MHz for sine wave. Therefore, clipped sine wave or rectangle is required for best jitter performance. The clipped sine should have slew rate at least 400 V/us and voltage at least 150 mV_{pp}. edges should be shorter than 1 ns.

Direct logic ref.
Only for internal use.
Not protected.
Ground not isolated.

Duty factor correcting circuitry.
Assemble only when needed.

48V overvoltage protection.
The TC2-1T+ doesn't have pri-sec voltage rating!
Before assembling the TVS, check that the TC2-1T+ can withstand at least 75 V DC.
Check by test, check every unit for one minute (before assembly).

Differential overvoltage protection. Clips large signals without lowering slew rate. Can be replaced by most microwave NPN transistors. Do not use diodes as these tend to be too slow or have high capacitance except for special types.

[illegible]

KiCad E.D.A.	kicad 5.99.0-unknown-73f40b11ee~143~ubuntu21.10.1	Id: 5/5
--------------	---	---------

Id: 5/5