## Call for Papers



The 4th International Workshop on Memory and Storage Computing (MSC) Oct. 3rd, 2024

Co-located workshop with ESWEEK 2024 (RALEIGH, NC, USA)

https://msc-esweek.github.io/

# **Organizers:**

Xianzhang Chen **Chongqing University** 

Yuan-hao Chang Academia Sinica

Liana Shi **East China Normal University** 

Jalil Boukhobza **ENSTA-Bretagne** 

# **Program Chair:**

To be announced

### Web Chair:

**Hui Huang Chongqing University** 

# **Important Dates:**

Submission Deadline

To be announced

**Acceptance Notification** 

To be announced

**Final Paper Submission** 

To be announced

### Aims and Scope:

Memory and storage have been developed during last decades. However, the data transfer cost between CPU and storage/ memory becomes the critical challenge for the advanced systems. Storage and memory computing provides a new opportunity to solve this issue by adding computing function beside storage or memory. In this workshop, we are not only interested in the advanced storage and memory computing technologies, but also pay a special attention to the advanced storage and memory technologies. The workshop will bring together scientists and engineers from industry and academia who are working on storage and memory computing architectures and systems.

### **Topics of Interest:**

Topics of interest include but are not limited to:

- The Computing Architecture/ Systems/State-of-the-art about Memory and Storage
- Unified memory and storage
- Intermittent computing/system
- · Modeling, simulation and analysis · Non-volatile computing for memory and storage
- Compiler and OS optimization for emerging memory and storage
- Design-space exploration for memory and storage systems
- In-memory computing applications

systems

 FPGA enabled in-storage computing

### Submission Guidelines:

All papers must be submitted electronically in PDF format. The submitted manuscripts must describe original work not previously published concurrently submitted and not Submissions must be no more than 6 pages in the IEEE conference proceedings format (two-column, single-space). Each paper is peer-reviewed by the program committee members, and the authors are notified of either "accepted for a presentation", or "rejected". A presentation will be given a 30-mins slot (including Q&As). The authors should submit their papers through the submission web page at:

To be Announced

Selected papers, after further revisions, will be considered for publication in special issues of selected journals. Possible journals include Transactions on Embedded Computing Systems (TECS) and Journal of System and Architecture (JSA).