Uniprocessor Virtual Memory without TLBs

June 6, 2024

The article by Bruce L. Jacob and Trevor N. Mudge explores the design of a uniprocessor virtual memory system that operates without Translation Lookaside Buffers (TLBs). The authors propose a memory management system based on software-managed address translation, demonstrating that it can achieve comparable performance to traditional TLB-based systems with reduced hardware complexity. The system employs a small set of hardware structures for address space protection and shared memory, managed efficiently by software. This approach offers significant benefits, including simplified hardware design, increased flexibility for operating system innovation, potential power consumption reduction, and improved performance due to the more efficient use of memory structures.

While the article presents a compelling argument for software-managed address translation, it could benefit from a more detailed examination of potential drawbacks and limitations. For instance, the discussion on the impact of software overhead on real-time performance is somewhat lacking. Including more empirical data and case studies comparing the proposed system with existing TLB-based systems under various workloads would strengthen the argument. Additionally, the article could address the potential challenges in implementing this system in current hardware architectures and the implications for backward compatibility with existing software. A clearer explanation of how the proposed system handles corner cases, such as extreme memory usage scenarios, would also enhance the overall robustness of the presented solution.