


SpeakEasy: Architecture Review



Asish Das, Rohan Rao, Sadman Sakib, Aditi Shah
4th March 2025

High-Level Block Diagram



Flow of Process

(A) AUDIO INPUT

Microphone → Audio Codec (I²S) → FIFO (BRAM)



(B) AUDIO BUFFERING

FIFO → FPGA SDRAM (64MB)



(C) FEATURE EXTRACTION (VPU)

FFT Engine → Filtering → FPGA SDRAM (Spectrogram)



(D) STT MODEL INFERENCE (VPU)

Model data (Weight/biases) from HPS DDR3 → VPU
VPU Accelerator (LSTM, Matrix Multiplication) → FPGA SDRAM



(E) CTC DECODING (RISC-V)

RISC-V CPU (Decoder) → Transcribed Text




(F) SERIAL OUTPUT (SPART)

RISC-V CPU → SPART (UART) → Serial Monitor (PuTTY)

Algorithms: Speech-To-Text Model

- Accelerating a Speech-To-Text (STT) Model:
 - DeepSpeech versus PicoVoice versus Vosk
- Choose model based on size, simplicity of operations - loading on DDR3.
 - DeepSpeech — fully open source, complex (300MB-1GB)
 - PicoVoice — only certain models open source (50MB-200MB)
- RISC-V VPU Co-Processor can be very useful for acceleration of data intensive tasks leveraging SIMD
- STT Algorithm in C code with RISC-V GNU ToolChain using extensions.



Processor Implementation

Open-Source RV32I ISA

| Features to Consider | PicoRV32 | VexRiscv |
|----------------------|---------------------------------|---------------|
| Written in | Verilog (Easier with Extension) | SpinalHDL |
| ISA | RV32I | RV32I ++ |
| Pipeline | Sequential - slower | 5-stage |
| Size | Smaller | Medium |
| Linux support | No MMU | MMU available |

RISC-V GNU Toolchain

- For compilation, assembling, linking and debugging
- Implies C-code for the model

Accelerator Implementation


Vector Processing Unit: RISC-V "V" Vector Extension ISA

Requirements:


- For parallel data processing for LSTM, ReLU, Softmax, MAC, DSP
- Improves throughput by enabling SIMD operations

Details:






- Detects vector instructions from Decode Stage
- Schedules them into processor
- Has own Register File
- Details to follow in Microarchitectural Diagrams



External Interfaces



External Interfaces

- **Audio CODEC:**
 -  **I2S bus** captures and transmits audio data.
 -  Connects to microphone.
- **Memory:**
 -  **AXI** accesses DDR3 memory from DMA controller
 - DDR3 is used to store model weights and audio buffers.
 - On-chip RAM for intermediate data.
- **GPIO Pins:**
 -  **SPART interface** communicates serially to interface with PuTTY.
 -  Used for debugging and text output.

Verification of Original Plan

- Transitioned from preprocessed stored data to AXI-based real-time streaming for direct, low-latency data transfer from peripherals.
- No processing on HPS core, only using DDR3 memory
- Multi-stage VPU with RF instead of simple SIMD accelerator
- Using the RISC-V V Extension

Updated Gantt Chart

554 Team3

Asish Das, Aditi Shah, Rohan Rao, M Sadman Sakib

SpeakEasy

Project start: **Fri, 2-21-2025**

Display week: **1**



Thank you! Any Questions?

