SpeakEasy: Architecture Review

Asish Das, Rohan Rao, Sadman Sakib, Aditi Shah 4th March 2025

Flow of Process

```
VPU Accelerator (LSTM, Matrix Multiplication) → FPGA SDRAM
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      RISC-V CPU \rightarrow SPART (UART) \rightarrow Serial Monitor (PuTTY)
                                                                                                                                                                                                                                                                                                                    FFT Engine → Filtering → FPGA SDRAM (Spectrogram)
                                                                                                                                                                                                                                                                                                                                                                                                                                                     Model data (Weight/biases) from HPS DDR3 → VPU
                                              Microphone \rightarrow Audio Codec (I<sup>2</sup>S) \rightarrow FIFO (BRAM)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       RISC-V CPU (Decoder) → Transcribed Text
                                                                                                                                                                                                                                                                                                                                                                                                        (D) STT MODEL INFERENCE (VPU)
                                                                                                                                                                                                                                                                     (C) FEATURE EXTRACTION (VPU)
                                                                                                                                                                                  FIFO → FPGA SDRAM (64MB)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     (E) CTC DECODING (RISC-V)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      (F) SERIAL OUTPUT (SPART)
                                                                                                                                (B) AUDIO BUFFERING
(A) AUDIO INPUT
```


Algorithms: Speech-To-Text Model

- Accelerating a Speech-To-Text (STT) Model:
- DeepSpeech versus PicoVoice versus Vosk
- Choose model based on size, simplicity of operations loading
- on DDR3.
- DeepSpeech fully open source, complex (300MB-1GB)
- PicoVoice only certain models open source (50MB-0

200MB)

- RISC-V VPU Co-Processor can be very useful for acceleration of data intensive tasks leveraging SIMD
- STT Algorithm in C code with RISC-V GNU ToolChain using

extensions.



Processor Implementation

Open-Source RV32I ISA

Features to Consider	PicoRV32	VexRiscv
Written in	Verilog (Easier with SpinalHDL Extension)	SpinalHDL
ISA	RV32I	RV32I ++
Pipeline	Sequential - slower	5-stage
Size	Smaller	Medium
Linux support	No MMU	MMU available

RISC-V GNU Toolchain

- For compilation, assembling, linking and debugging
- Implies C-code for the model

Accelerator Implementation

Vector Processing Unit:


RISC-V "V" Vector Extension ISA

Requirements:

- For parallel data processing for LSTM, ReLU, Softmax, MAC, DSP
- Improves throughput by enabling SIMD operations

Details:

- Detects vector instructions from Decode Stage
- Schedules them into processor
- Has own Register File
- Details to follow in Microarchitectural Diagrams



Processor – Accelerator ISA

RV32IM assembly instructions reference card Prof. Edson Borin Institute of Computing - Unicamp

x15	x31
x14	x30
x13	x29
x12 a2	x28
x11 a1	x27 s11
x10	x26 810
8 18	x25 89
8 x 8	x24 88
x7	x23
8 I	x22 86
1 2 C	x21 s5
t d	x20
K3 68	x19
1 kg	x18 s2
r z	x17 a7
x0 zero	a6

CSRs:	mtvec	mepc	mcause	mtval	mstatus	macratch
ds of metatus:	mie	mole	atm			

and rd, rsl, rs2	Performs the bitwise "and" operation on rs1 and rs2 and stores the result on rd.
or rd, rs1, rs2	Performs the bitwise "or" operation on rat and ra2 and stores the result on rd.
xor rd, rs1, rs2	Performs the bitwise "xor" operation on rs1 and rs2 and stores the result on rd.
andi rd, rsl, imm	Performs the bitwise "and" operation on ral and imm and stores the result on rd.
ori rd, rs1, imm	Performs the bitwise "or" operation on rat and ism and stores the result on rd.
xor1 rd, rs1, imm	Performs the bitwise "xor" operation on rs1 and imm and stores the result on rd.
sll rd, rsi, rs2	Performs a logical left shift on the value at rsl and stores the result on rd. The amount of left shifts is indicated by the value on rs2.
srl rd, rsl, rs2	Performs a logical right shift on the value at ral and stores the result on rd. The amount of right shifts is indicated by the value on rs2.
sra rd, rs1, rs2	Performs an arithmetic right shift on the value at ral and stores the result on rd. The amount of right shifts is indicated by the value on rs2.
slli rd, rsl, imm	Performs a logical left shift on the value at rsl and stores the result on rd. The amount of left shifts is indicated by the immediate value imm.
srli rd, rsl, imm	Performs a logical right shift on the value at rel and stores the result on rd. The amount of left shifts is indicated by the immediate value im.
srai rd, rsl, inm	Performs an arithmetic right shift on the value at rail and stores the result on rd. The amount of left shifts is indicated by the immediate value imm.
add rd, rs1, rs2	Adds the values in rs1 and rs2 and stores the result on rd.
sub rd, rs1, rs2	Subtracts the value in rs2 from the value in rs1 and stores the result on rd.
addi rd, rsl, imm	Adds the value in rat to the immediate value imm and stores the result on rd.
mul rd, rs1, rs2	Multiplies the values in rs1 and rs2 and stores the result on rd.
div(u) rd, rs1, rs2	Divides the value in ret by the value in re2 and stories the result on rd. The U suffix is optional and must be used to indicate that the values in rs1 and rs2 are unsigned.
rem{u} rd, rs1, rs2	Calculates the remainder of the division of the value in rest by the value in rest and stores the result on rd. The U suffix is optional and must be used to indicate that the values in rest and rest are unsigned.

j lab	
	Jumps to address indicated by symbol sym (Pseudo-instruction).
Jr rsi	Jumps to the address stored on register ral (Pseudo-instruction).
jal lab	Stores the return address (PC+4) on the return register (ra), then jumps to label lab (Pseudo-instruction).
jal rd, lab	Stores the return address (PC+4) on register rd, then jumps to label lab.
jarl rd, rs1, imm	Stores the return address (PC+4) on register rd , then jumps to the address calculated by adding the immediate value tmm to the value on register rst .
ret	Jumps to the address stored on the return register (ra) (Pseudo-instruction).
ecall	Generates a software interruption. Used to perform system calls.
mret	Returns from an interrupt handler.

1, 1, 1, 0	Control of the contro
slt rd, rs1, rs2	Sets rd with 1 if the signed value in rs1 is less than the signed value in rs2, otherwise, sets it with 0.
slti rd, rsl, ism	Sets rd with 1 if the signed value in ral is less than the sign-extended immediate value inm, otherwise, sets it with 0.
sltu rd, rs1, rs2	Sets rd with 1 if the unsigned value in rs1 is less than the unsigned value in rs2, otherwise, sets it with 0.
sltui rd, rsl, imm	Sets rd with 1 if the unsigned value in ral is less than the unsigned immediate value 1mm, otherwise, sets it with 0.
seqz rd, rsl	Sets rd with 1 if the value in rs1 is equal to zero, otherwise, sets it with 0 (Pseudo-instruction).
snez rd, rsl	Sets rd with 1 if the value in rs1 is not equal to zero, otherwise, sets it with 0 (Psendo-instruction).
sitz rd, rsi	Sets rd with 1 if the signed value in ral is less than zero, otherwise, sets it with 0 (Pseudo-instruction).
sgtz rd, rsl	Sets rd with 1 if the signed value in rs1 is greater than zero, otherwise, sets it with 0 (Pseudo-instruction).
beq rs1, rs2, lab	Jumps to label lab if the value in rs1 is equal to the value in rs2.
bne rsi, rs2, lab	Jumps to label 1ab if the value in rs1 is different from the value in rs2.
beqz rs1, lab	Jumps to label lab if the value in ral is equal to zero (Pseudo-instruction).
bnez rsl, lab	Jumps to label lab if the value in rs1 is not equal to zero (Pseudo-instruction).
blt rsl, rs2, lab	Jumps to label 1ab if the signed value in rs1 is smaller than the signed value in rs2.
bltu rs1, rs2, lab	Jumps to label 1ab if the unsigned value in rel is smaller than the unsigned value in rel.
bge rs1, rs2, lab	Jumps to label lab if the signed value in rs1 is greater or equal to the signed value in rs2.
bgeu rsl, rs2, lab	Jumps to label 1ab if the unsigned value in rs1 is greater or equal to the unsigned value in rs2.

my rd, rs	rs	Copies the value from register rs into register rd (Pseudo-instruction).
li rd, inm	inm	Loads the immediate value imminto register rd (Pseudo-instruction).
la rd, rot	rot	Loads the label address rot into register rd (Pseudo-instruction).
lv rd,	lw rd, imm(rs1)	Loads a 32-bit aigned or unsigned sord from memory into register rd. The memory address is calculated by adding the immediate value inn to the value in rs1.
lh rd,	lh rd, imm(rsi)	Loads a 16-bit signed halfword from memory into register rd. The memory address is calculated by adding the immediate value inm to the value in rst.
lhu rd,	lhu rd, imm(ral)	Loads a 16-bit unsigned half-good from memory into register rd. The memory address is calculated by adding the immediate value arm to the value in rd.
1b rd,	lb rd, imm(rs1)	Loads a 8-bit signed byte from memory into register rd. The memory ad- dress is calculated by adding the immediate value imm to the value in rsl.
1bu rd.	lbu rd, imm(rs1)	Loads a 8-bit unsigned byte from memory into register rd. The memory address is calculated by adding the immediate value 1mm to the value in rs1.
sv rs1,	sw rsl, imm(rs2)	Stores the 32-bit value at register rs1 into memory. The memory address is calculated by adding the immediate value 1m to the value in rs2.
sh rs1,	sh rs1, imm(rs2)	Stores the 16 least significant bits from register ral into memory. The memory address is calculated by adding the immediate value imm to the value in ra2.
sb rs1,	sb rs1, imm(rs2)	Stores the 8 least significant bits from registor rsl into memory. The memory address is calculated by adding the immediate value ism to the value in rs2.
L(VIHIS	L(WIHINUIBIBU) rd, lab	For each one of the 12, 13, 13m, 15, and 15m machine instructions there is a pecude-instruction that performs the same operation, but the memory address is rechnitted based on a label (1ab) (Pseudo-instruction).
S{WIHIE	S{W H B} rd, lab	For each one of the sw, sh, and sh machine instructions there is a pseudo- instruction that performs the same operation, but the memory address is calculated based on a label (1ab) (Pseudo-instruction).

cerr rd, car		Copies the value from the control and status register car into register rd (Pseudo- instruction).
CSTW CST, TS		Copies the value from register rs into the control and status register car (Pseudo- instruction).
carry rd, car, ral	II.	Copies the value from the control and status register car into register rd and the value from the rat register to the control and status register car. I raderral, the instruction performs on atomic swap between registers car and rat
card car, rs		Clears control and status register (car) bits using the contents of the ra register as a bit mask. (Pseudo-instruction).
cars car, re		Sets control and status register (car.) bits using the contents of the ra register as a bit mask, (Pseudo-instruction).


RV32I Processor

Instr vld, vlb, vlh, vst, vseb, vse vadd, vsub, v vfmul, vfadd, vseq, vslt, vsg vmin, vmax vredsum, vre Vector Scalar Operations vadd.vi, vsub Vector Fused Operations Vfmacc, vfnm vshl, vshr, va vredmin vsetvli vperm vmsk Vector Permutations Vector Comparisons Vector Reductions Vector Load/Store Vector Arithmetic Category Vector Masking Vector Shifting Vector Setup

Co-Processor

ECE554 Group 3

External Interfaces



External Interfaces

Audio CODEC:

(1) I2S bus captures and transmits audio data.



Connects to microphone.

Memory:

DDR3 is used to store model weights and audio buffers. | AXI accesses DDR3 memory from DMA controller On-chip RAM for intermediate data.

GPIO Pins:

SPART interface communicates serially to interface with PuTTY.



Used for debugging and text output.

Verification of Original Plan

- real-time streaming for direct, low-latency data transfer from Transitioned from preprocessed stored data to AXI-based peripherals.
- No processing on HPS core, only using DDR3 memory
- Multi-stage VPU with RF instead of simple SIMD accelerator
- Using the RISC-V V Extension

Updated Gantt Chart

554 Team3

Asish Das, Aditi Shah, Rohan Rao, M Sadman Sakib

SpeakEasy

TASK	ASSIGNED TO	PROGRESS	START	END
Initiation				
Project Discussion	AD AS RR SS	100%	2-21-25	2-24-25
Lightning Talk Planning	AD AS RR SS	100%	2-24-25	2-26-25
Architeture and Microarchitecture	chitecture			
Block Diagram	AS SS	100%	2-28-25	3-3-25
Processor + Co-processor	ASRR	100%	2-28-25	3-3-25
Interfaces	AD RR	100%	2-28-25	3-3-25
Integration	AD AS RR SS	100%	3-1-25	3-4-25
Microarchitecture	AD AS RR SS	20%	3-4-25	3-11-25
Processor and Co-processor	essor			
Processor Implementation	AD AS RR SS	%0	3-8-25	3-22-25
Processor Testing	AD AS RR SS	%0	3-15-25	3-22-25
Accelerator Implementation	AD AS RR SS	%0	3-11-25	3-26-25
Accelerator Testing	AD AS RR SS	%0	3-18-25	3-30-25
Slack	AD AS RR SS	%0	3-31-25	4-3-25
Model and Memory				
Model	AD AS RR SS	%0	3-23-25	4-6-25
AXI Interfacing	AD AS RR SS	%0	3-23-25	4-11-25
Slack	AD AS RR SS	%0	4-12-25	4-15-25
Presentation				
Poster Design	AD AS RR SS	%0	4-15-25	4-25-25
Internal Demo + Review	AD AS RR SS	%0	4-24-25	4-25-25
Poster Presentation	AD AS RR SS	%0	4-30-25	4-30-25
Final Report	AD AS RR SS	%0	4-24-25	5-4-25

Insert new rows ABOVE this one

Project start: Fri, 2-21-2025

Display week: 1

Apr 21 Apr 14, 2025 Apr 7, 2025 Mar 31, 2025 Mar 24, 2025 Mar 17, 2025 Mar 10, 2025 Mar 3, 2025 Feb 24, 2025 Feb 17, 2025

Thank you! Any Questions?