

DAA Multiplier Semi-Custom (RTL to GDS) Design

A Mini Project Report

Submitted by

Spoorthi

Indian Institute of Information Technology, Kurnool



Under the guidance of

Associate professor Ranga Babu, Department of ECE

November 2025

Abstract

The DAA (Distributed arithmetic algorithm) Multiplier is implemented using a semi-custom VLSI design flow, beginning from Register Transfer Level (RTL) description and continuing through synthesis, placement, routing, and GDSII generation. The main objective is to design a low-power and low-complexity multiplier using the Cadence suite of tools. The design is optimized for performance, area, and power efficiency. The project demonstrates the complete RTL-to-GDSII flow, including constraint application, synthesis reports, timing analysis, and layout generation.

Contents

1	Introduction	3
1.1	Objectives	3
1.2	Tools Used	3
2	RTL Design and Simulation	4
2.1	RTL Code	4
2.2	Testbench	5
2.3	Schematic	6
3	Synthesis and Constraint Setup	7
3.1	Constraint and Tcl Files	7
3.2	Synthesis Reports	8
4	Physical Design and GDS Generation	10
4.1	3D View	11
5	Conclusion	12

Chapter 1

Introduction

A multiplier is a key arithmetic circuit used in many signal processing and embedded systems. The DAA (Distributed Arithmetic Algorithm) multiplier uses a simplified logic approach to reduce complexity compared to conventional array multipliers. This project demonstrates a complete semi-custom implementation using industry-standard EDA tools, beginning from Verilog design up to the generation of a verified GDSII file.

1.1 Objectives

- To design and simulate the DAA multiplier in Verilog HDL.
- To perform synthesis and analyze timing and area reports.
- To implement physical design (place and route) and generate GDSII.
- To verify power and timing post-layout.

1.2 Tools Used

- Cadence Genus – Synthesis
- Cadence Innovus – Physical Design

Chapter 2

RTL Design and Simulation

2.1 RTL Code

The RTL design of the DAA multiplier is implemented. The design was simulated using in nclaunch simulation.

```
1 module daa_multiplier (  
2     input clk,  
3     input reset,  
4     input [7:0] A,  
5     input [7:0] B,  
6     output reg [15:0] result  
7 );  
8     integer i;  
9  
10    always @(posedge clk or posedge reset) begin  
11        if (reset) begin  
12            result <= 16'b0;  
13        end else begin  
14            result <= 16'b0; // reset result at every clock  
15            for (i = 0; i < 8; i = i + 1) begin  
16                if (B[i])  
17                    result <= result + (A << i);  
18            end  
19        end  
20    end  
21 endmodule
```

2.2 Testbench

The testbench was written to verify functionality for multiple input cases. Correct output waveforms confirmed logical accuracy.

```
1
2 module testbench;
3
4     reg clk;
5     reg reset;
6     reg [7:0] A;
7     reg [7:0] B;
8     wire [15:0] result;
9
10    daa_multiplier uut (
11        .clk(clk),
12        .reset(reset),
13        .A(A),
14        .B(B),
15        .result(result)
16    );
17
18    initial begin
19        clk = 0;
20        reset = 1;
21        A = 0;
22        B = 0;
23        #15 reset = 0;
24
25        // Test case 1
26        A = 8'h0F; // 15 decimal
27        B = 8'h03; // 3 decimal
28        #20;
29        $display("Test 1 result = %d", result); // Expected 45
30
31        // Test case 2
32        A = 8'hFF; // 255 decimal
33        B = 8'h02; // 2 decimal
34        #20;
35        $display("Test 2 result = %d", result); // Expected 510
```

```


        // Add more test cases...

        #10 $finish;
    end

    always #5 clk = ~clk; // 10 time unit clock period


endmodule

```



2.3 Schematic

The generated RTL schematic from Genus is shown in Figure 2.2.



Chapter 3

Synthesis and Constraint Setup

3.1 Constraint and Tcl Files

Design constraints were written in TCL format to define input/output delays, clock period, and design environment.




Figure 3.1: Screenshot of run.tcl file used for synthesis


```

set_db init_lib_search_path /home/install/FOUNDRY/digital/90nm/dig/lib/
set_db library slow.lib

read_hdl {./counter.v}
elaborate
read_sdc ./constraints_input.sdc

set_db syn_generic_effort medium
set_db syn_map_effort medium
set_db syn_opt_effort medium

syn_generic
syn_map
syn_opt

write_hdl > counter_netlist.v
write_sdc > counter_output.sdc

report_timing > counter_timing.rpt
report_power > counter_power.rpt
report_area > counter_cell.rpt
report_gates > counter_gates.rpt

gui_show

```

Figure 3.2: Screenshot of constraint file used for synthesis

3.2 Synthesis Reports

- **Area Report:** Displays cell usage and total area after mapping.
- **Power Report:** Estimates dynamic and leakage power.
- **Timing Report:** Ensures the design meets setup and hold time requirements.

```

@genus:root: 2> GTD-INFO: Parsing file top.mtarpt...
report_area
=====
Generated by:      Genus(TM) Synthesis Solution 20.11-s111_1
Generated on:      Oct 24 2025 03:42:21 pm
Module:           daa_multiplier
Operating conditions: slow (balanced_tree)
Wireload mode:    enclosed
Area mode:        timing library
=====

  Instance   Module  Cell Count  Cell Area  Net Area  Total Area  Wireload
-----
daa_multiplier      114   1008.948    0.000    1008.948 <none> (D)
(D) = wireload is default in technology library
@genus:root: 3>

```

Figure 3.3: Area report generated by Cadence Genus



Figure 3.4: power report generated by Cadence Genus




Figure 3.5: timing report generated by Cadence Genus

Chapter 4

Physical Design and GDS Generation

The post-synthesis netlist was imported into Cadence Innovus for floorplanning, placement, clock tree synthesis (CTS), and routing. The final layout was verified for DRC and LVS clean.




Figure 4.1: GDSII layout view of the DAA Multiplier

4.1 3D View




Figure 4.2: 3D view of the routed layout

Chapter 5

Conclusion

The DAA Multiplier was successfully implemented using the semi-custom VLSI design flow. The RTL to GDSII process was completed with verified functionality, optimized power, and acceptable timing performance. This project provided hands-on exposure to professional EDA tools and a clear understanding of ASIC flow stages.

Future Work

Future improvements may include:

- Optimization for smaller technology nodes (45nm, 28nm).
- Integration with power gating and clock gating techniques.

References

J.Bamela Mary , K.Ramamoorthy *Implementation of Low-Complexity Multiplier using distributed arithmetic algorithm.*