

1. A computer memory system is addressable by a 28 bit address bus. The cache in this system supports direct addressing, with a 4-bit word, and 19-bit line, and a 5-bit Tag.

Answer the following questions:

- a. What is the size of this memory system?
    - i.  **$2^{28} \text{ bits} = 32 \text{ MB}$**
  - b. What is the size of cache in this system?
    - i.  **$2^{19+5} \text{ bits} = 2^{24} \text{ bits} = 2 \text{ MB}$**
  - c. How many words are in each cache line?
    - i.  **$2^4 \text{ bits} = 2 \text{ Bytes}$**
  - d. What is the maximum number of different tags that can be loaded in this cache?
    - i.  **$2^5 = 32 \text{ tags}$**
2. Consider a machine with a byte addressable main memory of  $2^{16}$  bytes and a block size of 8 bytes. Assume that a direct cache consisting of 32 lines is used with this machine.
- a. How is the 16-bit memory address divided into Tag, Line number, and byte number
    - i. **8 bits for Tag, 5 bits for Line, 3 bits for words**
  - b. Into what lines would bytes with each of the following addresses be stored:
    - i. 0001 0001 0001 1011
      1. **Line 3**
    - ii. 1100 0011 0011 0100
      1. **Line 6**
    - iii. 1101 0000 0001 1101
      1. **Line 3**
    - iv. 1010 1010 1010 1010
      1. **Line 21**
  - c. How many total bytes of memory can be stored in the cache?
    - i.  **$2^{5+3} = 2^8 = 256 \text{ bytes} = 32 \text{ Bytes}$**
3. For the hexadecimal main memory addresses 444444, 999999, CCCCCC, show the following information:
- a. Tag, Line, and Word values for a direct mapped cache using the format of (8-bit tag, 14-bit line and 2-bit word)
    - i. **Tag: 44, Line: 1111, Word: 0**
    - ii. **Tag: 99, Line: 2666, Word: 1**
    - iii. **Tag: CC, Line: 3333, Word: 0**
  - b. For an associative-mapped cache, with a 22-bit tag, what are the tag and word values
    - i. **Tag: 1111111, Word: 0**
    - ii. **Tag: 266666, Word: 1**
    - iii. **Tag: 333333, Word: 0**