

# Design of 1R/1W 8T SRAM Cell

ECE-611 (Memory Design and Testing)

---

**Group - 1**

Group Members :

Vansh Singhai (MT23201)

Gangaprasad Horke (MT23214)

Khushi Kasbe (MT23174)



INDRAPRASTHA INSTITUTE *of*  
INFORMATION TECHNOLOGY  
DELHI

# Design Specifications

---



## Given specification :

- $V_{min}(\text{read port}) = 0.81V$
- $V_{min}(\text{write port}) = 1.08V$  when mux 16
- $V_{min}(\text{write port}) = 0.81V$  when mux 1 with WL Boost  
I<sub>cell</sub> = 100uA at w<sub>c</sub>, 1.08V

# Understanding of Design Specifications


## For MUX\_1:

- VDD applied to bitcell is 0.81 V, precharge should charge BL, BLB & RBL up to 0.81 V.
- Vmin applied to read and write port is 0.81 V.
- WL boost ( $V_{min} + \delta$ ) is employed,  $I_{ds}$  of PG  $\uparrow$ , Time to discharge '1'  $\downarrow$ , Write speed  $\uparrow$ . Since SNM constraints, WL boost is used only for MUX\_1.
- Icell needs to be 100uA at worst PVT condition, i.e. SS, Low voltage (1.08V), High Temp. Icell is the discharge current of RBL that flows into the cell when RBL discharges during read.
- Icell determines the sizing of NMOS stack at the read ports- Icell  $\uparrow$ , Read speed  $\uparrow$ .
- Sizing of PU, PG, and PD were determined separately for write operation at the write port, as both read and write ports are separated.

## For MUX\_16:

- VDD for write port is given at 1.08 V, whereas for read port it is kept at 0.81 V.

# Design of 1R/1W 8T SRAM Cell



**Fig 1: Schematic of 8T SRAM cell**

## KEY POINTS:

- The Read and Write ports are decoupled.
- NMOS stack in Read Port is sized according to I<sub>cell</sub>.
- More stable and faster cell, suitable for LV operations as retention voltage gets reduced.
- Additionally the cell can also use ports as 1RW/1R.

For proper write operation  
Sizing should be  $PD > PG > PU$

### • Write Port

PU:  $W = 0.135, L = 0.085$

PG:  $W = 0.175, L = 0.085$

PD:  $W = 0.260, L = 0.085$

### • Read Port NMOS:

$W = 0.220, L = 0.085$


$W = 0.220, L = 0.085$

# Simulation Waveform – Read Operation (Read '0')

PVT -TT, 0.81V, 25 C



Database : St\_sram 12:24:48 AM




# Simulation Waveform – Read Operation (Read '1')

PVT -TT, 0.81V, 25 C



Database : 8t\_sram 12:07:14 AM




## Simulation Waveform – Write Operation

PVT -TT,0.81V, 25 C



Database : St\_sram 11:42:02 PM



# Work Done and PVT condition




FOM	PROCESS CORNER	STIMULI	PRE SIMULATION VALUE	POST SIMULATION VALUE
<b>Cell Current</b>	SS, 0.81V, 125C	RWL=High, QBar=1	51.75uA	NA
	SS, 1.08V, 125C		151.78uA	NA
<b>Write Margin (Word Line)</b>	SF, 0.81V, 125C	BLB =High, BL=Low, Q=0.81, QBar=0, WL=High	0.607V	NA
	SF, 0.81V, -40C		0.61V	NA
<b>Write Time</b>	SF, 0.81V, -40C	BLB=High, BL=Low, WL=High	6.24ns	NA
	TT, 0.81V, -40C		3.118ns	NA
<b>Leakage</b>	FF, 1.08V, 125C	All devices are in OFF state. WL, RWL =0	77.35pA	NA
	TT, 0.81V, 25C		29.67pA	NA



# PDF for Leakage (Pre Layout)




Database : 8t\_sram 8:25:58 PM



# PDF for WL Write Margin (Pre Layout)



Database : St\_sram 7:52:52 PM



## **Challenges faced :**

- Determining sizing to meet min lcell requirements during read operations.
- Determining PVT, stimuli for various FoMs.

## **Future Plans :**

- To generate DRC and LVS clean bitcell layout for 8T 1R/1W SRAM cell.
- To generate a highly optimized  $16 \times 16$  bit cell array using the technique of sharing utilized specifically for arrays in memories.
- RC parasitic extraction to carry out post-layout simulations.
- Perform MC simulations for various FoMs to qualify bit cell design for required sigma values.

# References

---



- MDT by Dr Anuj Grover.
- Simulations: "Eldo." Siemens EDA. [Online].  
Available: <https://eda.sw.siemens.com/en-US/ic/eldo/>.  
[Accessed: March 10, 2024].
- Waveform Viewer: "EZwave." Siemens EDA. [Online].  
Available: <https://www.eda-solutions.com/products/ezwave/>.  
[Accessed: March 10, 2024].



# Work Distribution

---



Schematic Design	Sizing and PVT Conditions	FOMs and Simulations
Khushi Kasbe	Gangaprasad Horke	Vansh Singhai

