






8088






Memory

- Address Bus
- Data Bus
- Control Signals
- Based on the size of the chip



A 2K Memory Chip




Interface using 2K Memory chips - 8 K bytes of Memory to 8088

- No of Memory chips
- Address Space
- Decoding logic


Memory Maps

- 8K Memory 4 2K chips of memory
- Memory Mapping


RAM1	00000 _H - 007FF _H
RAM2	00800_{H} - $00\mathrm{FFF}_{\mathrm{H}}$
RAM3	01000 _H - 017FF _H
RAM4	01800 _H -01FFF _H




Memory Address Decoding



RAM	1						0000	00 _н -	007	FF _H					
A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A 9	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	\boldsymbol{A}_1	A ₀
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1
RAM	2						0080)О _Н -	OOFF	F _H					
A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A 9	A ₈	A ₇	A_6	A ₅	A_4	A ₃	A ₂	\boldsymbol{A}_1	A_0
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
RAM	3						0100)0 _H -0)17F	F _H					
A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A 9	A ₈	A ₇	A ₆	A ₅	A_4	A ₃	A ₂	\boldsymbol{A}_1	A_0
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1
RAM	4						0180)0 _H -0)1FF	F _H					
A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A 9	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1





For the memory chips available each do the



interfacing for 8088

4K - 2716 (ROM) starting at 00000_H 8K - 6116 (SRAM) starting at 08000_H

8088

Memory Requirements

2716 - ROM - size 2K (16/8)

ROM - 4k

Number of 2716 required - 2

6116 - RAM size 2k (16/8)

RAM - 8k

Number of 6116 required - 4


Memory Map


Ex: Interface

ROM 1 -	00000 _H - 007FF _H
ROM ₂ -	00800 _H - 00FFF _H
RAM_1 -	08000 _H - 087FF _H
RAM ₂ -	08800 _H - 08FFF _H
RAM ₃ -	09000 _H - 097FF _H
RAM ₄ -	09800 _H - 09FFF _H

RO	M_1		00000 _H - 007FF _H												
A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A 9	A 8	A ₇	A ₆	A ₅	A4	A ₃	A ₂	A ₁	A ₀
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1
RO	M ₂						008	800 _F	ı- O	OFF	F _H				
A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A 9	A 8	A ₇	A ₆	A ₅	A4	A ₃	A ₂	A ₁	A ₀
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
RAI	W ₁						080)00 ₊	1-08	37FI	Н				
A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A 9	A ₈	A ₇	A ₆	A ₅	A4	A ₃	A ₂	A ₁	A ₀
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1

RAI	M ₂		08800 _H - 08FFF _H												
A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A 9	A ₈	A ₇	A 6	A ₅	A ₄	A ₃	A ₂	A_1	A ₀
1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0 1 1 1 1 1 1 1 1 1 1 1 1 1												
RAI	M ₃						090	000,	1-09	97F	F _H				
A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A 9	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1
RAI	N ₄						098	300 ₁	1-09	PFF	F _H				
A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A 9	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A_1	A ₀
1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1





Memory Interfacing


8086/80286

8086 has 20 bit address bus / 80286 has 24 bit address

- 1 MB / 16 MB each address represent a byte
- An Inst such as MOV [437A_H], BX

8086/80286

- Word written to two consecutive locations 0437A_H & 0437B_H
- To complete the write in one cycle memory set up as two banks
- 512 K bytes each
- ODD Bank &
- EVEN Bank



BHE'	A ₀	Selection
0	0	Whole Word
0	1	High byte to/from odd address
1	0	Low byte to/from even address
1	1	No Selection

Address	Data Type	BHE'	A ₀	Bus Cycles	Data lines used
00000	Byte	1	0	one	$D_0 - D_7$
00000	Word	0	0	one	D ₀ -D ₁₅
00001	Byte	0	1	one	D ₈ -D ₁₅
00001	Word	0	1	first	D ₈ -D ₁₅
		1	0	second	D ₀ -D ₇





If memory chips available are only 2KB each do the interfacing for 8086

Ex: Interface

4K 2716 (ROM) starting at $00000_{\rm H}$

8K 6116 (SRAM) starting at 08000_{H}

Memory Requirements

2716 - size 2K

ROM - 4k


Number of 2716 - 2 ROM - 4k


6116 - size 2k

RAM - 8k

RAM - 8k

Number of 6116 -4







Memory Map

ROM 1E -	00000_{H} ,00002 _H , 00004 _H	$OOFFE_H$
ROM 10 -	$00001_{H}, 00003_{H}, 00005_{H}$	00FFF _H
RAM 1E -	08000 _H , 08002 _H , 08004 _H	08FFE _H
RAM 10 -	08001 _H , 08003 _H , 08005 _H	
RAM _{2E} -	09000 _H , 09002 _H , 09004 _H	09FFE _H
RAM ₂₀ -	09001 _H , 09003 _H , 09005 _H	09FFF _H

RO	M_1		00000 _H - 00FFF _H												
A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A 9	A ₈	A ₇	A 6	A ₅	A4	A ₃	A ₂	\boldsymbol{A}_1	A ₀
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1

RAI	M ₁	08000 _H - 08FFF _H													
A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A 9	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A_1	A_0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
RAI	M2						090	000	1-09	PFF	F _H				
A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	\boldsymbol{A}_1	A_0
1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1








Interface 1M of SRAM to 8086

Chips available are of size 256K each

Α	19 A	18 A	17	1 ₁₆	A 15	A 14	A 13	A ₁₂	A ₁₁	A ₁₀	A ₉ A	48	A ₇	A ₆ A	15 A	4	A ₃ A	l₂ A	1 A 0	0	
0	0	C) ()	0	0	0	0	0	0	0	0	0	0 0	0 ()	0 (0 0	0 ()	E12KD
0	1	1	L	1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	1 1	1		512KB
1 1	C 1) () 1	0 1	0 1	0 1	0 1	0 1	0 1	0 1	0 1	0 1	0 1	0 (1) C 1) 1	0 (1) (1 1	0 0		512KB







Interface 16K of RAM to 8086 starting at $00000_{\rm H}$

Chips available are 2KB(4 Chips) and 4KB (2 Chips)

RAM_{1even}	00000 _H , 00002 _H , 00004 _H ,00FFE _H
RAM_{1odd}	00001 _H , 00003 _H , 00005 _H ,00FFF _H
RAM _{2even}	01000 _H , 01002 _H , 01004 _H ,01FFE _H
RAM _{2odd}	01001 _H , 01003 _H , 01005 _H ,01FFF _H
RAM _{3even}	02000 _H , 02002 _H , 02004 _H ,03FFE _H
RAM _{3odd}	02001 _H , 02003 _H , 02005 _H ,03FFF _H

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	_	_	_	_															
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1






Memory Interfacing

Interface 4K of ROM to 80286 starting at 080000_H Chips available are 2716.

ROM_{even} 080000_H, 080002_H, 080004_H,080FFE_H ROM_{odd} 080001_H, 080003_H, 080005_H,080FFF_H






Interface 8K of ROM to 80286 starting at $080000_{\rm H}$ Chips available are 2 KB each

 ${\sf ROM_{1even}}$ 080000_H, 080002_H, 080004_H,080FFE_H ${\sf ROM_{1odd}}$ 080001_H, 080003_H, 080005_H,080FFF_H

ROM_{2even} 081000_H, 081002_H, 081004_H, 081FFE_H ROM_{1odd} 081001_H, 081003_H, 081005_H, 081FFF_H

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1







80386-80486


- 32-bit data bus
- Four banks of memory
- 80386 SX & DX
- **386 DX/486**
- BE'o
- BE'₁
- BE'₂
- BE'₃

Write Strobes














Decoding Done using PLD

- Generic Array Logic
- Programmable AND
- Fixed OR
- Output Stage
 - OLMC
 - Mux
 - FF
 - Tristate o/p buffers







OLMC

GAL22V10C


I10	1/0
19	1/0
18	1/0
17	1/0
16	1/0
15	1/0
14	1/0
13	1/0
12	1/0
I1	
10	
CLK	



Write Strobes



GAL22V10C



Memory Interface

- 1 M SRAM 02 00 00 00_H
- MS621000 128 K x 8
- 4 Banks 512K


MS62100

- Address Lines 17
- Data 8
- OE'
- WE'
- CE'₁
- CE'2

Memory Interface

- RAM1 02 00 00 00 02 07 FF FF
- RAM2 02 08 00 00 02 0F FF FF

RAM Layout 02 00 00 00 02 07 FF FF



GAL22V10C

I10	1/0
19	1/0
18	1/0
17	1/0
16	1/0
15	1/0
14	1/0
13	1/0
12	1/0
I1	1/0
10	
CLK	

GAL22V10C

WR'	I10	1/0	RAM1
A28	19	1/0	RAM2
A27	18	1/0	WR0
A26	17	1/0	WR1
A25	16	1/0	WR2
A24	15	1/0	WR3
A23	14	1/0	BE0
A22	13	1/0	BE1
A21	12	1/0	BE2
A20	l1	1/0	BE3
A19	10		
	CLK		

Program

RAM1, RAM2, WR0,WR1,WR2,WR3 :out STD_LOGIC);

Program

- WR0 <= BE0 OR WR
- WR1 <= BE1 OR WR
- WR2 <= BE2 OR WR
- WR3 <= BE3 OR WR</p>

Program

RAM1 = A29 or A28 or A27 or A26 or Not (A25) or A24 or A23 or A22 or A21 or A20 or A19

RAM1 = A29 or A28 or A27 or A26 or Not (A25) or A24 or A23 or A22 or A21 or A20 or Not (A19)