
80286,80386 & 80486

Bus Pipelining

Bus Pipelining

Split Transactions supported 80386 Address Data

Non-Pipelined Bus



Pipeline

Memory Interleaving


Memory Interleaving

0000	0001	0002	0003
8000			
0010			

0004	0005	0006	0007
000C			
0014			

Section 0


Section 1



80486

Burst Transfers

Burst Bus



Cache


Introduction & 80486 Cache

Cache Memory

Extreme Fast Memory

Internal/External to CPU


CPU uses cache memory to store instructions that are repeatedly required to run programs- working set



Cache hit/miss

Miss Types
Compulsory Miss/Cold Miss
Capacity Miss
Conflict Miss


Cache Organization
Direct Mapped
Set Associative



001100010		Address	Data
		000	0101
		001	1111
		010	0110
101		011	0000
		100	1000
		101	0001
		110	1010
		111	0100
00	1	100	00
01	①	CIOA	211
10	Θ	014	0
11	-	_	
Block	Tag	Data	

001			Addr	ess	Data
			000		0101
100			001		1111
010			010		0000
101			011		0110
101			100		1000
			101		0001
			110		1010
			111		0100
0	10	1000		Θ1	9000
1	ΘΟ	9101		10	9001
Block	S0 Tag	SO Da	ta	S1Tag	S1Data

Set Associative Cache



Cache in 80486

Four way set associative cache

Each line – 16 bytes of data

Write Through Cache

4 ways -128 lines in each way – 16 bytes