

# INTERRUPTS

8086-80486

## INTERRUPT SOURCES

### Hardware Interrupt

- External input applied at non-maskable interrupt NMI
- External input applied at maskable interrupt INTR

### Software Interrupt

- Execution of INT instruction
- Exception in program execution
- Trap

## INTERRUPT VECTOR TABLE IVT –REAL MODES

Int Vector No.	Physical Address	Contains
INT 00 <sub>H</sub>	00000 <sub>H</sub>	IPO
	00002 <sub>H</sub>	CS0
INT 01 <sub>H</sub>	00004 <sub>H</sub>	IP1
	00006 <sub>H</sub>	CS1
.....		
INT FF <sub>H</sub>	003FC <sub>H</sub>	IP255
	003FE <sub>H</sub>	CS255

## IDT – PROTECTED MODE

IDTR – stores physical base address of IDT and length in bytes of IDT

Each Entry (interrupt descriptor) – 8 bytes long

Size- 2KB (256x8 bytes)



## INTERRUPT VECTORS – 80X86

- ❑ Lowest 17 vectors are dedicated to specific interrupts
- ❑ Interrupts 18 to 31 are reserved by INTEL for complex processors /BIOS
- ❑ Upper 224 interrupt types (32 to 255) available to a user for hardware/software interrupts
- ❑ DOS uses 21<sub>H</sub> (33)

## INTERRUPTS - 8086

### Interrupt Type zero – INT 0

- Divide by zero interrupt
- If the quotient is too large to fit into AL/AX
- Divide by zero interrupt invoked

### Interrupt Type one – INT 1


- Single step Interrupt
- If trap flag is set 80X86 will do a type 1 interrupt after every instruction execution

## INTERRUPTS- 8086

### INT 2

When 8086 receives a low to high transition on its

NMI input



Type 2 interrupt response cannot be disabled (masked) by any program instruction

## INTERRUPTS - 8086

### Break Point Interrupt – Type 3

- INT 3 instruction – to implement breakpoint routines
- The system execute instruction up to break point and then goes to break point routine
- Debugging

### Overflow Interrupt – Type 4

- INTO
- Invoking an interrupt after overflow in an arithmetic operation
- If no overflow it will be a NOP instruction

## INTERRUPTS -80286

### INT 5

- BOUND
- BOUND AX, [SI]

### INT 6

- Invalid opcode

### INT 7

- Co-processor not available

### INT 8

- Double Fault

### INT 9

- Co-processor segment overrun
- Real mode co-processor offset address – FFFF<sub>H</sub>

## INTERRUPTS - 80286

### INT A

- Invalid Task Segment

### INT B

- Segment not present

### INT C

- Stack Segment overrun
- SS not present in protected
- Size exceeded in protected or real

## INTERRUPT - 80286

### INT D

- GPL
  - Limit Exceeded
  - Privilege rules violated
  - Invalid descriptor segment type
  - Write to code sent
  - Read from execute only segment
  - Write to Read only segment

## INTERRUPTS 80386


### INT E

- Page Fault

## INTERRUPT - 80486

### INT 17

- Alignment Check



## INTERRUPTS




8086-80486

## 80X86 - INTR


- Allows some external signal to interrupt execution of a program
- INTR can be masked ( disabled)
- Clearing IF flag disables INTR
- CLI - clears IF
- STI - sets IF flag
- 80x86 when reset IF = 0
- When 80x86 branches to ISR IF = 0
- IRET/IRETD - IF -1

## 80X86 - INTERRUPTS

- In response to INTR 80X86 expects a **vector number**
- External hardware device required
- It enters into INTA' machine cycle



IRQ'								Vector No.
7	6	5	4	3	2	1	0	
1	1	1	1	1	1	1	0	FE <sub>H</sub>
1	1	1	1	1	1	0	1	FD <sub>H</sub>
1	1	1	1	1	0	1	1	FB <sub>H</sub>
1	1	1	1	0	1	1	1	F7 <sub>H</sub>
1	1	1	0	1	1	1	1	EF <sub>H</sub>
1	1	0	1	1	1	1	1	DF <sub>H</sub>
1	0	1	1	1	1	1	1	BF <sub>H</sub>
0	1	1	1	1	1	1	1	7F <sub>H</sub>




## I/O INTERFACING

### Isolated I/O (or I/O mapped I/O)

- Memory address space is different from I/O address space
- Signals used are IOR' and IOW' for peripherals and MEMR' and MEMW' for memory
- Instructions used are IN and OUT

### Memory mapped I/O

- IN and OUT instructions are not used.
- Signals used are MEMR' and MEMW' both for memory and peripherals
- Memory address space is same as I/O address space



## I/O INSTRUCTIONS


IN and OUT instructions  
INS and OUTS instructions

IN AL,p8  
IN AX,p8  
IN EAX,p8  
IN AL,DX  
IN AX,DX  
IN EAX,DX  
OUT p8,AL  
OUT p8,AX  
OUT p8,EAX  
OUT DX,AL  
OUT DX,AX  
OUT DX,EAX

## I/O INTERFACING


Input Device

- E.g. Switch



## I/O INTERFACING

Output Device  
▪ E.g. LED



## WHY BUFFERS ?

Input devices must be isolated from the global data bus

Else unwanted data (garbage) may be transferred on to the data bus

**Tri-state buffers** – provide isolation as well as strengthen the signal

Why not use latches and buffers with Memory Interfacing ?  
Memory has such latches and buffers internally present

## I/O DESIGN IN 8086


In any  $\mu P$ -based system when data is sent out by  $\mu P$ , the data on the data-bus must be **latched** by the receiver/output device

Memories have internal latches – store data

Latching system must be designed for ports


Data provided by the  $\mu P$  is available only for short period of time (50-1000ns) data must be **latched** else it will be lost

Similarly, when data comes in from a port/memory, data must be input through a **tri-state buffer**




### DESIGN

▪ IN AL, 9C<sub>H</sub>




### DESIGN

▪ OUT 9C<sub>H</sub>, AL



- Interfacing *input devices* like switches require *buffers*.
- Interfacing *output devices* like LEDs require *latches*.
- Programmable Peripheral Interface (PPI) device provides these features.



## 8255 – PROGRAMMABLE PERIPHERAL INTERFACE (PPI)



Intel has developed several peripheral control chips for 80x86 family  
Intent – provide complete I/O interface to x86 chip

### 8255 PPI

- PPI provides 3, 8-bit I/O ports in one package
- Chip can be directly interfaced to the data bus of 8086

### Other Peripheral Devices

- 8253/8254 – Programmable Interval Timer (PIT)
- 8259 – Programmable Interrupt Controller (PIC)
- 8237 – Direct memory Access Controller (DMAC)



8255A Internal



CS'	A <sub>1</sub>	A <sub>0</sub>	Selected
0	0	0	Port A
0	0	1	Port B
0	1	0	Port C
0	1	1	Control Register
1	X	X	8255 Not Selected

Selecting Port / Programming 8255

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
	Port A Mode		Port A	Port C Upper	Port B Mode	Port	Port C Lower
Always 1 for I/O Mode	0 0 - Mode 0		1 - I/P 0 - O/P	1 - I/P 0 - O/P	0 - Mode 0	1 - I/P 0 - O/P	1 - I/P 0 - O/P
	0 1 - Mode 1				1 - Mode 1		
	1 x - Mode 2						
	Group A				Group B		

Control Word Format for I/O Mode

MODES OF OPERATION – 8255



BSR MODE OF 8255 – PORT C


Example: Connect 3 LEDs to Port C. Blink one LED after another at regular intervals of 1ms

8255- Base address 00H<sub>H</sub>


I/O INTERFACING

BSR Mode Example

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>				
0 - BSR	x	x	x	Bit <sub>2</sub>	Bit <sub>1</sub>	Bit <sub>0</sub>	Bit Set/Reset				
	Don't Care Condition							1 - Set 0 - Reset			
		PC	0	1	2	3	4		5	6	7
		B <sub>0</sub>	0	1	0	1	0		1	0	1
		B <sub>1</sub>	0	0	1	1	0		0	1	1
		B <sub>2</sub>	0	0	0	0	1		1	1	1




I/F – 8255



Interface to the Processor



## OUTPUT DEVICE

◦ E.g. LED



## OUTPUT DEVICE

◦ E.g. LED



Interface to the I/O Devices

```

crg equ 06h
mov al,80h
out crg,al
x1: mov al,00
out crg,al
mov al,03
out crg,al
mov al,05
out crg,al
call delay_1ms
mov al,01
out crg,al
mov al,02
out crg,al
mov al,05
out crg,al
mov al,03
out crg,al
mov al,04
out crg,al
call delay_1ms
jmp x1

```



I/O INTERFACING

Basic I/O example



## MODE 0 : SIMPLE INPUT/OUTPUT

### O/P


- Are Latched
- Any of the Ports – A, B & C can be used

### I/P

- Buffered
- Any of the Ports – A, B & C can be used


### Interrupts/Handshake

- Not Possible



Read 12 switches and display switch condition on 12 LEDs with 8255H and Base Address – 00H

Interface to the 8255



Interface to the Processor


```

crg      equ    06h
porta    equ    00h
portb    equ    02h
portc    equ    04h
mov      al,10011000b
out      crg,al
in       al,porta
out      portb,al
in       al,portc
and      al,0f0h
mov      cl,04h
ror      al,cl
out      portc,al
    
```



D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
	Port A Mode			Port A	Port C Upper	Port B Mode	Port B
Always 1 for 1/2 Mode	0 0 - Mode 0			1 - 1/2	1 - 1/2	0 - Mode 0	1 - 1/2
	0 1 - Mode 1			0 - 0/2	1 - 0/2	0 - 0/2	0 - 0/2
	1 0 - Mode 2						
	Group A				Group B		

# KEY DE-BOUNCE


- When a mechanical key is pressed or released- the metallic contacts bounce before they make steady state contact
- Bouncing is noise and should not be treated as i/p





- De-bounce
  - s/w — using software delay of 10-20 ms
  - h/w — dedicated hardware device




Mode 0 – Matrix Keypad




E.g. Mode 0 – Keypad I/f





Key	O <sub>3</sub>	O <sub>2</sub>	O <sub>1</sub>	O <sub>0</sub>	I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	HEX
0	1	1	1	0	1	1	1	0	EE
1	1	1	1	0	1	1	0	1	ED
2	1	1	1	0	1	0	1	1	EB
3	1	1	1	0	0	1	1	1	E7
4	1	1	0	1	1	1	1	0	DE
5	1	1	0	1	1	1	0	1	DD
6	1	1	0	1	1	0	1	1	DB
7	1	1	0	1	0	1	1	1	D7
8	1	0	1	1	1	1	1	0	BE
9	1	0	1	1	1	1	0	1	BD
A	1	0	1	1	1	0	1	1	BB
B	1	0	1	1	0	1	1	1	B7
C	0	1	1	1	1	1	1	0	7E
D	0	1	1	1	1	1	0	1	7D
E	0	1	1	1	1	0	1	1	7B
F	0	1	1	1	0	1	1	1	77





# I/O INTERFACING


Display Interfacing



## STATIC DISPLAY

➤ For a common anode display, a segment is turned on by applying a logic low to it. The 7447 converts a BCD code to its inputs to the pattern of lows required to display the number represented by the BCD code.

➤ This is referred to as **static display** because current is being passed





### Drawbacks:

- When using the scheme to drive multiple digits.
- Power consumption – say, 8 devices displaying digit 8 at the same time. Seven segments are lit in one device.
- Current drawn = 7 segments x 8 devices x 20 mA = 1.12 A
- Each seven segment display device, requires a separate 7447 decoder and each decoder draws a current of 13 mA.
- Current required by decoder and LED displays is huge.

### Solution:

- Software-multiplexed or Scanned display (uses only one 7447 decoder to drive multiple devices)








Input a data from a keyboard  
 Input data is a valid one digit Hex number  
 Use a lookup table to convert it into seven segment code  
 Output data on seven-segment display

## I/O INTERFACING


Example: Keypad Interface



KEY	O <sub>3</sub>	O <sub>2</sub>	O <sub>1</sub>	O <sub>0</sub>	I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	HEX
0	1	1	1	0	1	1	1	0	EE
1	1	1	1	0	1	1	0	1	ED
2	1	1	1	0	1	0	1	1	EB
3	1	1	1	0	0	1	1	1	E7
4	1	1	0	1	1	1	1	0	DE
5	1	1	0	1	1	1	0	1	DD
6	1	1	0	1	1	0	1	1	DB
7	1	1	0	1	0	1	1	1	D7
8	1	0	1	1	1	1	1	0	BE
9	1	0	1	1	1	1	0	1	BD
A	1	0	1	1	1	0	1	1	BB
B	1	0	1	1	0	1	1	1	B7
C	0	1	1	1	1	1	1	0	7E
D	0	1	1	1	1	1	0	1	7D
E	0	1	1	1	1	0	1	1	7B
F	0	1	1	1	0	1	1	1	77



Display	h	g	f	e	d	c	b	a	HEX
0	1	1	1	0	1	1	1	0	3F
1	1	1	1	0	1	1	0	1	06
2	1	1	1	0	1	0	1	1	5B
3	1	1	1	0	0	1	1	1	4F
4	1	1	0	1	1	1	1	0	66
5	1	1	0	1	1	1	0	1	6D
6	1	1	0	1	1	0	1	1	7D
7	1	1	0	1	0	1	1	1	07
8	1	0	1	1	1	1	1	0	7F
9	1	0	1	1	1	1	0	1	67
A	1	0	1	1	1	0	1	1	77
B	1	0	1	1	0	1	1	1	7C
C	0	1	1	1	1	1	1	0	39
D	0	1	1	1	1	1	0	1	5E
E	0	1	1	1	1	0	1	1	79
F	0	1	1	1	0	1	1	1	71



.Model Tiny

.DATA

TABLE\_D DB 3F<sub>H</sub>, 06<sub>H</sub>, 5B<sub>H</sub>, 4F<sub>H</sub>, 66<sub>H</sub>, 6D<sub>H</sub>, 7D<sub>H</sub>,

DB 07<sub>H</sub>, 7F<sub>H</sub>, 67<sub>H</sub>, 77<sub>H</sub>, 7C<sub>H</sub>, 39<sub>H</sub>, 5E<sub>H</sub>,

DB 79<sub>H</sub>, 71<sub>H</sub>

TABLE\_K DB EE<sub>H</sub>, ED<sub>H</sub>, EB<sub>H</sub>, E7<sub>H</sub>, DE<sub>H</sub>, DD<sub>H</sub>,

DB DB<sub>H</sub>, D7<sub>H</sub>, BE<sub>H</sub>, BD<sub>H</sub>, BB<sub>H</sub>, B7<sub>H</sub>

DB 7E<sub>H</sub>, 7D<sub>H</sub>, 7B<sub>H</sub>, 77<sub>H</sub>,

.CODE

.STARTUP

MOV AL, 10011000<sub>B</sub> } Initialize  
OUT 06<sub>H</sub>, AL } 8255

X0: MOV AL, 00<sub>H</sub> }  
OUT 04<sub>H</sub>, AL }  
X1: IN AL, 04<sub>H</sub> } Check for  
AND AL, F0<sub>H</sub> } key release  
CMP AL, F0<sub>H</sub> }  
JNZ X1 }

CALL DELAY\_20MS → Debounce

X2: MOV AL, 00<sub>H</sub> }  
OUT 04<sub>H</sub>, AL }  
IN AL, 04<sub>H</sub> } Check for  
AND AL, F0<sub>H</sub> } Key press  
CMP AL, F0<sub>H</sub> }  
JZ X2 }  
CALL DELAY\_20MS  
MOV AL, 00<sub>H</sub> }  
OUT 04<sub>H</sub>, AL }  
IN AL, 04<sub>H</sub> } Check for  
AND AL, F0<sub>H</sub> } Key press  
CMP AL, F0<sub>H</sub> }  
JZ X2 }

MOV AL, 0E<sub>H</sub> }  
MOV BL, AL }  
OUT 04<sub>H</sub>, AL } Check for  
IN AL, 04<sub>H</sub> } Key press  
AND AL, F0<sub>H</sub> } Column1  
CMP AL, F0<sub>H</sub> }  
JNZ X3 }  
MOV AL, 0D<sub>H</sub> }  
MOV BL, AL }  
OUT 04<sub>H</sub>, AL } Check for  
IN AL, 04<sub>H</sub> } Key press  
AND AL, F0<sub>H</sub> } Column2  
CMP AL, F0<sub>H</sub> }  
JNZ X3 }

```

MOV     AL,0BH
MOV     BL,AL
OUT     04H,AL
IN      AL,04H
AND     AL,F0H
CMP     AL,F0H
JNZ     X3
MOV     AL,07H
MOV     BL,AL
OUT     04H,AL
IN      AL,04H
AND     AL,F0H
CMP     AL,F0H
JZ      X2

```

Check for  
Key press  
Column3

Check for  
Key press  
Column4

```

X3:     OR      AL,BL
        MOV     CX,0FH
        MOV     DI,00H
        CMP     AL,TABLE_K[DI]
        JZ      X5
        INC     DI
        LOOP    X4
X5:     MOV     AX,DI
        LEA     BX, TABLE_D
        XLAT
        OUT     02H,AL
        JMP     X0
.EXIT
END

```

Decode  
key




Display







ADC

I/O  
Interfacing

Interfacing A/D Converter






Base Address of 8255 = 80H

I/O Control Word: 10010001 = 91H  
 BSR Control Word: 00001110 = 0EH ;for resetting PC7  
 00001111 = 0FH ;for setting PC7

```
MOV AL,91H
OUT 86H,AL
MOV AL,0EH
OUT 86H,AL
CALL DELAY
MOV AL,0FH
OUT 86H,AL
BACK: IN AL,84H
AND AL,01H ; TO CHECK IF EOC = 1
JZ BACK
IN AL,80H
```



Programmable  
Interval  
Timer  
8253/8254

# FEATURES OF 8253/8254

## Counting/ Generation of Timing Signals

### Software – delay routines

Adv – Flexibility

Disadv – Less precision

### Hardware – 555/ RC

Adv – Precision

Disadv – Not Flexible

## S/w Controlled hardware Timer- 8253/8254

➤Three 16 – bit counters

➤Max frequency

➤2.6MHz 8253


➤8MHz 8254

➤10MHz 8254-2

➤Down Counters

➤Count value to be loaded in counter can be a Binary/BCD Number

➤Can operate in one of 6 possible Modes



Pin Out of 8253

# 8253 – TIMING


Counter Output freq =

Count – 16-bit

BCD/ Binary

Input clk freq

Count value



8253 Internal

CS'	A <sub>1</sub>	A <sub>0</sub>	Selected
0	0	0	Counter 0
0	0	1	Counter 1
0	1	0	Counter 2
0	1	1	Control Register
1	X	X	8253/8254 Not Selected



D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
SC1	SC0	RW1	RW0	M2	M1	M0	BCD
Selects Counter		Read/Write Control		Timer Mode			0 – binary 0000 <sub>h</sub> FFFF <sub>h</sub> 1 – BCD 0000 9999
00	Counter 0	00	Latch Counter	000	Interrupt on T/C		
01	Counter 1	01	R/W LSB	001	h/w re-Triggerable one shot		
10	Counter 2	10	R/W MSB	010	rate generator		
11	Read Back Command	11	R/W LSB followed by MSB	011	Square wave generator		
				1x0	s/w triggered strobe		
				1x1	h/w triggered strobe		

Before you can use.....

1. Initialize the mode of every counter planned to be used
2. This is done by sending individual command words for every counter
3. These CWs are sent at A<sub>1</sub>A<sub>0</sub> = 11
4. Send counts to the counters
5. This is done at counter addresses
6. Enable gates for counting to start

Ex:


8253 interfaced starting at 50<sub>h</sub>

C<sub>0</sub> used in mode 1, MSB+LSB, binary

To be loaded with 4000<sub>h</sub>

C<sub>1</sub> used in mode 0, LSB only, BCD

To be loaded with 99



Interface to the processor

```

cnt0 equ 50h
cnt1 equ 52h
creg equ 56h

mov al,00110010b
out 56h,al
mov al,01010001b
out 56h,al
mov al,0
out 50h,al
mov al,40h
out 50h,al
mov al,99h
out 52h,al

```

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
SC1	SC0	RW1	RW0	M2	M1	M0	BCD
Selects Counter		Read/Write Control		Timer Mode			0 – Binary 0000 <sub>h</sub> FFFF <sub>h</sub> 1 – BCD 0000 9999
00	Counter 0	00	Latch Counter	001	h/w re-Triggerable one shot		
01	Counter 1	01	R/W LSB	010	rate generator		
10	Counter 2	10	R/W MSB	011	Square wave generator		
11	Read Back Command	11	R/W MSB followed by MSB	1x0	s/w triggered strobe		
				1x1	h/w triggered strobe		







**8253 Timer  
Modes  
Mode 0**

# MODE 0


## Event Counter

### Interrupt on reaching Terminal Count



## Mode 0





- Interrupt on terminal count (event counter)
- Out pin goes low when mode word or new count is written
- Now if clock is applied and gate=1, countdown begins
- Countdown stops if gate=0: resumes if gate=1
- If count written is N then OUT becomes high after N+1 clocks
- OUT remains high till a new count is written
- Countdown continues as FF<sub>H</sub> FE<sub>H</sub> if gate =1
- Application – object counting



# MODE 1

H/w Re-Triggerable One-Shot  
(Programmable One- Shot)


8253 Timer  
Modes  
Mode 1



AC Power Failure Detection

## Mode 1

- Programmable one-shot- also h/w retriggerable one-shot
- Two step process
  - Load count register
  - Send 0-to-1 pulse on GATE to trigger it
- When triggered  $\Rightarrow$  o/p goes low after one clock cycle & stays low for N clock cycles  $\Rightarrow$  goes high
- If gate is made low it does not stop counter
- A +ve transition at gate reloads the counter & countdown begins afresh
- A new count is not loaded till gate is triggered
- Application – detect ac power failure






## 8253 Timer Modes Mode 2

# MODE 2


## Rate Generator

(Divide-by-N Counter)



## Mode 2




- Rate generator or divide-by-N counter
- Countdown starts one clock cycle after the gate is made high (or one cycle after the count is written if gate is already high)
- On reaching a count of one, the OUT goes low for one cycle. If the counter is loaded with a number N, then OUT pin will go low for one clock cycle every N input clock pulses.
- Now count is automatically reloaded and whole process repeats
- If a new count is written then it is loaded only after previous countdown finishes
- If gate is made low during countdown then counting stops and OUT is made immediately high
- Application : frequency generation, real time clock



**8253 Timer  
Modes  
Mode 3**

## MODE 3


### Square Wave Generator



### Mode 3

#### Square wave generator




- If  $GATE = 1$ , OUT is a square wave (50% duty, or slightly off if N is odd)
- If N is odd then will be high for  $(N+1)/2$  and low for  $(N-1)/2$
- Each clock pulse decrements the counter by 2
- Count is automatically reloaded on 2
- If gate is made low during countdown then counting stops and when gate is made high again, counting continues.
- Application: clock input generation for other devices, audio tone generator



### 8253 Timer Modes Mode 4

## MODE 4


### Software Triggered Strobe



## Mode 4

### Software triggered strobe




- If GATE = 1, OUT goes low N+1 cycles after the count is written.
- OUT is low for one clock cycle
- Count must be reloaded to repeat the strobe
- not automatically reloaded
- If GATE → low, the OUT → high and count stops; count resumes (from where it stopped) when GATE → high
- Application : I/O strobe



**8253 Timer Modes**  
Mode 5 and read back

## MODE 5

### Hardware Triggered Strobe



## Mode 5

### Hardware triggered strobe


- Like mode 4, but triggering is done with GATE instead
- Count begins when 0-1 pulse hits GATE
- OUT goes low N+1 cycles after gate is triggered.
- OUT is low for one clock cycle
- Gate must be triggered again to repeat the strobe
- not automatically reloaded
- If GATE → low, it does not stop countdown
- A trigger on gate in between countdown will reload the count and keep OUT high
- Application: I/O handshake

## Reading Count value of counter (s)

- 8254 counters have latches on their outputs. Normally enabled during counting, so that latch outputs follow counter outputs.
- When reading the current count value, we read data on outputs of these latches.
- For reading the correct count....Counting must be stopped.
- Can be done by removing clock, gate etc.....but not preferred as requires extra hardware..
- So....
- Latch the count before reading.....by
- Sending counter latch command word at CR ( $A_1 A_0 = 11$ ) and then read.

## Read back command word (8254 only)


Select counter bits



Latch count of selected counters

## Status Register (8254 only)

Counter mode for BCD counter



Level of OUT pin



Read/write operation

## PROGRAMMABLE INTERRUPT CONTROLLER





CS	1	28	Vcc
WR	2	27	A0
RD	3	26	INTA
D7	4	25	IR7
D6	5	24	IR6
D5	6	23	IR5
D4	7	22	IR4
D3	8	21	IR3
D2	9	20	IR2
D1	10	19	IR1
D0	11	18	IR0
CAS0	12	17	INT
CAS1	13	16	SP/EN
gnd	14	15	CAS2

## 80X86 - INTERRUPTS

- In response to INTR 80X86 expects a **vector number**
- External hardware device required
- It enters into INTA' machine cycle








## INITIALIZING 8259

Base Address FF00<sub>h</sub> - 2 addresses are FF00<sub>H</sub>, FF02<sub>H</sub>

4 ICWs

3 OCWs

Order of writing important for ICWs



# PROGRAMMABLE INTERRUPT CONTROLLER

CS	1	28	Vcc
WR	2	27	A0
RD	3	26	INTA
D7	4	25	IR7
D6	5	24	IR6
D5	6	23	IR5
D4	7	8259	IR4
D3	8	PIC	IR3
D2	9	20	IR2
D1	10	19	IR1
D0	11	18	IR0
CAS0	12	17	INT
CAS1	13	16	SP/EN
gnd	14	15	CAS2



ICW <sub>x</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	0	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	1	LTIM	ADI	SNGL	IC4
2	1	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	T <sub>7</sub>	T <sub>6</sub>	T <sub>5</sub>	T <sub>4</sub>
4	1	0	0	0	0	SFNM	BUF	M/S	AEOI
							0	X	μPM
							1	0	
							1	1	

Annotations:

- X for 8086
- 1=level triggered, 0=edge triggered
- Interval of 4 or 8 or 16 or 32
- 1=Special Fully Nested Mode
- Master
- 1=1 for 8086
- Non buffered Mode
- Buffered Mode/Slave
- Buffered Mode/Master

ICW <sub>x</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
3	1	S <sub>7</sub>	S <sub>6</sub>	S <sub>5</sub>	S <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>
3S	1	0	0	0	0	0	ID <sub>2</sub>	ID <sub>1</sub>	ID <sub>0</sub>

ICW3 - used for cascade




OCW <sub>x</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	1	M <sub>7</sub>	M <sub>6</sub>	M <sub>5</sub>	M <sub>4</sub>	M <sub>3</sub>	M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>
2	0	R	SL	EOI	0	0	L <sub>2</sub>	L <sub>1</sub>	L <sub>0</sub>
		R	SL	EOI	Purpose				
		0	0	1	Non-specific EOI				
		0	1	1	Specific EOI				
		1	0	1	Rotate on non-specific EOI				
		1	0	0	Rotate on AEOI				
		1	1	1	Rotate on specific EOI				
		1	1	0	Set priority				

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
IS <sub>7</sub>	IS <sub>6</sub>	IS <sub>5</sub>	IS <sub>4</sub>	IS <sub>3</sub>	IS <sub>2</sub>	IS <sub>1</sub>	IS <sub>0</sub>
0	0	0	1	0	0	0	0
7	6	5	4	3	2	1	0
ISR4 SERVICED -EOI/AEOI							
0	0	0	0	0	0	0	0
2	1	0	7	6	5	4	3

OCW <sub>x</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
3	0	0	ESMM	SMM	0	1	P	RR	RIS

Purpose	P	RR	RIS
Read IRR on next RD	0	1	0
Read ISR on next RD	0	1	1
Poll	1	x	x

Purpose	ESMM	SMM
No Action	0	x
Reset SMM	1	0
Set SMM	1	1



16650 PCI | UART


## COMMUNICATION

- ☐ Parallel
- ☐ Serial
  - ☐ Synchronous
  - ☐ Asynchronous

## SERIAL COMMUNICATION

- ☐ Simplex
- ☐ Half Duplex
- ☐ Full Duplex


## SERIAL COMMUNICATION




## 16650-MODEM

- ☐ DSR'
- ☐ DTR'
- ☐ CTS'
- ☐ RTS'
- ☐ RI'
- ☐ DCD'

## SERIAL COMMUNICATION- NULL MODEM



## NULL MODEM



## SERIAL DATA LINES

- ☐ SIN
- ☐ SOUT

## INTERFACE TO 8086

- ☐ A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub>
- ☐ CS<sub>0</sub> CS<sub>1</sub> CS<sub>2</sub>'
- ☐ ADS'
- ☐ RD, RD'
- ☐ WR, WR'
- ☐ RXRDY'
- ☐ TXRDY'
- ☐ MR
- ☐ INTR
- ☐ DDIS
- ☐ D<sub>0</sub>- D<sub>7</sub>


## ADDRESSES

A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Function
0	0	0	RXB/TXB
0	0	1	Int Enable
0	1	0	Int Identification/ FIFO Control
0	1	1	Line Control
1	0	0	Modem Control
1	0	1	Line Status
1	1	0	Modem Status
1	1	1	Scratch

# CLOCK

- ☐ X1,X2
- ☐ BAUDOUT'
- ☐ RCLK
- ☐ OUT1', OUT2'

# FORMAT OF SERIAL DATA



# INITIALIZING 16650


- ☐ Program LCR
- ☐ Program BRG

# LCR

DL	SB	ST	P	PE	S	L1	LO
----	----	----	---	----	---	----	----

# BDR — 18.432MHZ


BR	Divisor Value
110	10,473
300	3840
1200	920
2400	480
4800	240
9600	120
19,200	60
38,400	20
57,600	20
115,200	10



## 16650-MODEM

- ☐ DSR'
- ☐ DTR'
- ☐ CTS'
- ☐ RTS'
- ☐ RI'
- ☐ DCD'

## NULL MODEM



## SERIAL DATA LINES

- ☐ SIN
- ☐ SOUT

## INTERFACE TO 8086

- ☐  $A_0, A_1, A_2$
- ☐  $CS_0, CS_1, CS_2'$
- ☐  $ADS'$
- ☐  $RD, RD'$
- ☐  $WR, WR'$
- ☐  $RXRDY'$
- ☐  $TXRDY'$
- ☐ MR
- ☐ INTR
- ☐  $DDIS$
- ☐  $D_0 - D_7$


## ADDRESSES

$A_2$	$A_1$	$A_0$	Function
0	0	0	RXB/TXB/ $BRH$
0	0	1	Int Enable/ $BRH$
0	1	0	Int Identification/ FIFO Control
0	1	1	Line Control
1	0	0	Modem Control
1	0	1	Line Status
1	1	0	Modem Status
1	1	1	Scratch

## CLOCK

- ☐ X1,X2
- ☐ BAUDOUT'
- ☐ RCLK
- ☐  $OUT1', OUT2'$

## FORMAT OF SERIAL DATA



## INITIALIZING 16650

- ☐ Program LCR
- ☐ Program BRG

## LCR

DL	SB	ST	P	PE	S	L1	LO
----	----	----	---	----	---	----	----

## BDR — 18.432MHZ

BR	Divisor Value
110	10,473
300	3840
1200	920
2400	480
4800	240
9600	120
19,200	60
38,400	20
57,600	20
115,200	10

## FIFO CONTROL REGISTER

RT1	RT0	O	O	DMA	XMIT RST	REVC RST	EN
-----	-----	---	---	-----	-------------	-------------	----

## SAMPLE INITIALIZATION

9600 baud  
8 data  
Odd parity  
1 stop  
SA – F0<sub>H</sub>

## SAMPLE INITIALIZATION

```
LINE EQU 0F6H
LSB EQU 0F0H
MSB EQU 0F2H
FIFO EQU 0F4H
INIT:
    MOV AL,10001011B
    OUT LINE,AL
    MOV AL,120
    OUT LSB,AL
    MOV AL,0
    OUT MSB,AL
```

## SAMPLE INITIALIZATION

```
;contd
    MOV AL,00001011B
    OUT LINE,AL
    MOV AL,00000111B
    OUT FIFO,AL
```

## LINE STATUS REGISTER

ER	TE	TH	BI	FE	PE	OE	DR
----	----	----	----	----	----	----	----

## SEND DATA

```
LSTAT EQU 0FAH
DATA EQU 0F0H
SEND:
X1: IN AL,LSTAT
    AND AL,20H
    JZ X1
    MOV AL,DAT
    OUT DATA,AL
```

## RECEIVE DATA

```
LSTAT EQU 0FAH
DATA EQU 0F0H
READ:
X1: IN AL,LSTAT
    MOV AH,AL
    AND AL,01H
    JZ X1
    MOV AL,AH
    AND AL,80H
    JZ X2
    MOV AL,0
    JMP X3
X2: IN AL,DATA
X3: MOV DAT,AL
```

## INTERRUPT CONTROL REGISTER

0	0	0	0	EM	EL	ET	ER
---	---	---	---	----	----	----	----




## INTERRUPT ID REGISTER

				ID	ID	ID	PN
--	--	--	--	----	----	----	----

## INTERRUPT ID

BITS	Priority	Type
0001	-	No Interrupt
0110	1	Receiver Error
0100	2	Receiver Data
1100	2	Character timeout – Nothing has been read from RX FIFO – for at least 4 characters time
0010	3	Transmitter Empty
0000	4	Modem Status



## I/O INTERFACING

DMAC - 8237

## DIRECT MEMORY ACCESS

Interrupt driven and programmed I/O require active CPU intervention

- ❑ Transfer rate is limited
- ❑ CPU is tied up

### DMA is the answer

- ❑ Direct Memory Access is a method of transferring data between peripherals (I/O) and memory without using the CPU
- ❑ Maximum frequency of operation 15 MHz

## DMA PROCESS

- ❑ Data is transferred between memory and disk directly without involving the processor
  - ❑ Interrupt still tells CPU when such a transfer has started and finished
- ❑ For DMA transfers
  - ❑ CPU tells the **device controller** the operation to perform and addresses involved.
  - ❑ **Device controller** then carries out the operation without bothering the CPU, using DMA
  - ❑ **Bus controller** arbitrates for the system bus
  - ❑ **Device controller** informs the CPU when complete via an interrupt







## DMA MODES

DMA can operate in one of **two modes**


- Bus master Mode
- Bus Slave Mode

DMA can do data transfers mainly using **two modes**

- Byte Mode
- Burst Mode



Produced manually(hardwire these inputs to ground or +5 V to produce a fixed address or connect them to an output port and specify these bits under program control.



# I/O INTERFACING

DMAC – 8237

- Registers

## REGISTERS

Current Address Register - 0000, 0010, 0100, 0110


Current Word Count Register - 0001, 0011, 0101, 0111

Base Address Register


Base Word Count register

DMA channel I/O port addresses

### COMMAND REGISTER- 1000



### MODE REGISTER- 1011




### BUS REQUEST REGISTER- 1001




### MASK SET/RESET REGISTER- 1010



## MASK REGISTER- 1111



## STATUS REGISTER- 1000



## ADDITIONAL ADDRESSES AND S/W COMMANDS

- Three additional software commands are used to control the operation of the 8237. These commands do not have a binary bit pattern.
- A simple output to the correct port number enables the software command. These commands are:

- 1100** – clear first/last FF:
- 1101** – Master Clear
- 1110** – Clear Mask Register

## ADDRESSES

Reg	Addr
CH0AR	0000
CH0CR	0001
CH1AR	0010
CH1CR	0011
CH2AR	0100
CH2CR	0101
CH3AR	0110
CH3CR	0111

Reg	Addr
CR/SR	1000
BR	1001
MRSR	1010
MR	1011
CFF	1100
MC/TR	1101
CMR	1110
MASKS	1111

## EXAMPLE

Program DMAC for memory to memory transfer

Contents of memory location 01000-013FF to 02000-023FF

Base Address – 70<sub>H</sub>

## ALP

CH0	EQU	70H	;channel 0 base and CAR address
CH0C	EQU	71H	;channel 0 CWCAR address
CH1	EQU	72H	;channel 1 base and CAR address
CH1C	EQU	73H	;channel 1 CWCAR address
CR	EQU	78H	;command register address
REQ	EQU	79H	;request register address
MR	EQU	7BH	;Mode register address
CFF	EQU	7CH	;clear byte pointer F/F address
MASKS	EQU	7FH	;MSR address
STATUS	EQU	78H	;status register

Calling parameters:

- DS** = segment of source
- ES** = segment of destination

TRANS PROC NEAR

MOV AX,DS ;program source address

SHL AX,4

ADD AX,SI

OUT CH0,AL

MOV AL,AH

OUT CH0,AL

MOV AX,ES ;program destination address

SHL AX,4

ADD AX,DI

OUT CH1,AL

MOV AL,AH

OUT CH1,AL

MOV AX,CX ;program count

DEC AX

OUT CH1C,AL

MOV AL,AH

OUT CH1C,AL

MOV AL,88H ;program mode

OUT MR,AL

MOV AL,85H

OUT MR,AL

MOV AL,1 ;enable mem to mem transfer

OUT CR,AL

MOV AL,0CH ;unmask channel 0/1

OUT MASKS,AL

MOV AL,4

OUT REQ,AL

X1: IN AL,STATUS;checking TC of channel 0

CMP AL,01H





JNZ X1


RET

TRANS ENDP


STORAGE DEVICE AND DISK ORGANIZATION

TYPES OF STORAGE DEVICE


 <div>Cost</div>	Expensive	Less than Primary
 <div>Capacity</div>	Limited	Nearly Limited
 <div>Access Time</div>	In Billionth of Second	In Millionth of Second
 <div>Processing</div>	Directly Accessible	Routed Through Primary Storage




Hard Disk Cross Section



## PHYSICAL SECTOR/ LOGICAL SECTOR



Physical Sector



Logical Sector


## Boot Sector Table

Location	Length (Bytes)	Description
00 – 02H	3	E9 XX XX or EB XX 90
03 – 0AH	8	Disk Formatting Program
0B – 0CH	2	Number of Bytes per Sector
0DH	1	Number of Sectors per Cluster
0E – 0FH	2	Reserved Sector (including boot sector)
10H	1	Number of File Allocation Table (FAT)
11 – 12H	2	Number of Root Directory Entries
13 – 14H	2	Total Sectors on Disk
15H	1	Media Descriptor Byte
16 – 17H	2	Number of Sectors per FAT
18 – 19H	2	Sectors per Track
1A – 1BH	2	Number of Heads
1C – 1FH	4	Number of Hidden Sectors
20 – 23H	4	Total Sector in Logical Volume (Volume Size > 32 MB)
24H	1	Physical Drive Number
25H	1	Reserved
26H	1	Extended Boot Signature Record (29H)
27 – 2AH	4	Volume Serial Number
2B – 35H	11	Volume Label
36 – 3DH	8	Reserved
3EH		Bootstrap

## LOGICAL INTERPRETATION: BOOT SECTOR OF A FORMATTED FLOPPY

Sector 0	Description	Boot Record Data	DOS Reports
	OEM ID: MSDOS5.0		
	Bytes per sector: 512		512
	Sectors per cluster: 1		1
	Reserved sectors at beginning: 1		1
	FAT Copies: 2		2
	Root directory entries: 224		224
	Total sectors on disk: 2880		2880
	Media descriptor byte: F0 Hex		
	Sectors per FAT: 9		9
	Sectors per track: 18		
	Sides: 2		
	Special hidden sectors: 0		
	Big total number of sectors: (Unused)		
	Physical drive number: 0		
	Extended Boot Record Signature: 29 Hex		
	Volume Serial Number: EBF57D81 Hex		
	Volume Label: NO NAME		
	File System ID: FAT12		

## LOGICAL PARTITION: MS-DOS DISK (1.44MB FLOPPY DISK)



## ROOT DIRECTORY

DOS keeps track of

- Each file and subdirectory as they are added to the disk by user
- Information about each file/directory is stored

Every time user adds a file, DOS updates directory area

- Name of the file
- Time and date of creation
- Length of file

Files names are limited to eight characters and a three character extension

## ROOT DIRECTORY

Location	Length (Bytes)	Description
00 – 07H	8	Filename
08 – 0AH	3	File Extension
0BH	1	File Attribute
0C – 15H	10	Reserved
16 – 17H	2	Time of Creation or Last Updating
18 – 19H	2	Date of Creation or Last Updating
1A – 1BH	2	Starting Cluster Number
1C – 1FH	4	Size of File

## ROOT DIRECTORY

### Attribute Byte

BIT	7	6	5	4	3	2	1	0
Interpretation	Reserved	Reserved	Archive Bit	Directory	Vol. Label	System File	Hidden File	Read Only

### Time Field

BIT	Interpretation
0 – 4	Binary Number 0 to 29 => 0 to 58 second
5 – 10	Binary Number 0 to 59 => 0 to 59 minutes
11 – 15	Binary Number 0 to 23 => 0 to 23 hours

### Date Field

BIT	Interpretation
0 – 4	Binary Number 0 to 31 => 0 to 31 days
5 – 8	Binary Number 0 to 12 => 0 to 12 months
9 – 15	Year (base year as 1990)

## FILE ALLOCATION TABLE

12 Bit Content	16 Bit Content	32 Bit Content	Interpretation
000H	0000H	00000000H	Cluster is available
FF0 – FF6H	FFF0 – FFF6H	FFFFFFF0 – FFFFFFFF6H	Cluster is reserved
FF7H	FFF7H	FFFFFFF7H	Bad Cluster
FF8 – FFFH	FFF8 – FFFFH	FFFFFFF8 – FFFFFFFFH	Last Cluster in the File
Any other Value	Any other Value	Any other Value	Next Cluster in the File

## FILE ALLOCATION TABLE

Purpose – create disk space for files

Contains entry for each cluster occupied by the file

Contains information of the group of clusters that are assigned to the file

Fields in FAT gives the cluster number that is allocated to file

**Q1.** The first few entries of the root directory, FAT-12 and boot sector of a 3.5" DOS formatted floppy disk are given below. All the entries are in hexadecimal. Using these entries answer the following questions. **(10)**

### ROOT DIRECTORY

```
4F 72 43 45 4D 20 20 20 - 74 58 54 25 10 70 DD 4D
4A 3A 4A 3A 00 00 C4 4D - 4A 3A 07 00 52 05 00 00
```

### FAT-12

```
F0 FF FF FF FF FF FF 6F - 00 FF 8F 00 09 C0 00 0B
C0 00 FF 0F 01 F6 7F FF - 11 40 01 F2 1F FF 16 70
00 FD 0F 00 00 00 00
```

### BOOT SECTOR

```
EB 3C 90 2A 60 59 60 48 - 49 43 0A 00 04 02 01 00
02 80 00 D0 07 F0 09 00 - 0A 00 01 00 00 00 00 00
```

- The size of the file is -----**1362 bytes**-----
- File name with extension -----**OrCIM.txt**-----
- File Attributes are -----**Read only, system file, Archived**-----
- The time of file modification is -----**09hrs:46min:08sec**-----
- From the FAT Entries shown above, does the floppy have any bad sector? If yes, give the sector number(s).  
-----**0FH or (15d)**-----
- Cluster chain of the file -----**07-08-09-0C**-----
- Number of bytes/sector -----**1024**-----