

#### REAL MEMORY

- First 1 MB
  - conventional memory
  - DOS Memory
- 8086/8088 operate only in real mode
- Segment Registers & Monitors
  - Code
  - Data
  - Stack
  - Extra
  - FS & GS
- Maximum segment size 64 K
- Segments Relocatability

## PROTECTED MEMORY

- Above 1M
- Windows operate
- Segment + Offset
- Segment Register Selector Selects Descriptor from Descriptor Table
- Descriptor
  - Location
  - Length
  - Access Rights
- Instructions don't change as still it is segmentoffset combo
- In 80386 & 80486 32-bit pointers possible

## HOW DOES IT WORK?

- Two Descriptor Tables
  - Global / System
    - Apply to all programs
  - Local /Application
    - Apply to particular appln
- Each Descriptor Table has 8192 entries
  - 16,384 descriptors
  - 16,384 segments
  - **4G** size (80386)
  - Virtually 4G x 16K 64T



#### DESCRIPTOR

- 8 bytes
- Total memory for GDT /LDT 64K
- 80286 upward compatible

## DESCRIPTOR - 80286

0000 0000	0000 0000
Access Rights	Base Address B <sub>16</sub> - B <sub>24</sub>
Base Address B <sub>8</sub> - B <sub>15</sub>	Base Address B <sub>0</sub> - B <sub>7</sub>
Limit L <sub>8</sub> - L <sub>15</sub>	Limit L <sub>0</sub> – L <sub>7</sub>

# DESCRIPTOR - 80386

Base Address B <sub>24</sub> - B <sub>31</sub>	G	D	0		$\begin{array}{c} \textbf{Limit} \\ \textbf{L}_{16} - \textbf{L}_{19} \end{array}$
Access Rights	Base Address B <sub>16</sub> - B <sub>24</sub>				ress
Base Address B <sub>8</sub> - B <sub>15</sub>		ase		dd	ress
Limit L <sub>8</sub> - L <sub>15</sub>		mi -	-		

# **EXAMPLE**

- Base = Start = 1000 0000<sub>H</sub>
- G = 0
- Limit 001FF<sub>H</sub>
- End = 1000 0000 + 001FF<sub>H</sub> = 1000 01FF<sub>H</sub>
- End =  $1000\ 0000 + 001$ FF FFF = 101F FFFF<sub>H</sub>



The Access Right Byte

# ACCESS RIGHTS BYTE FORMAT

	P	DPL	DPL	S	E	ED/C	R/W	A
E	ED/C	R/W	?					
0	0	0	Data- Exp Only	ands Upv	ıd			
0	0	1	Data- Exp	ands Upv	vard - Wri	te		
0	1	0	Data - Exp Only	oand Dow	nward – R	lead		
0	1	1	Data- Exp	and Dow	rite			
1	0	0	Code - Ig	nore DPL	Only			
1	0	1	Code - Ig	nore DPL	lowed			
1	1	0	Code - A	bide DPL	Only			
1	1	1	Code – A	bide DPL	– Read all	owed		



#### ACCESS RIGHTS BYTE FORMAT

P	DPL	DPL	s	Е	ED/C	R/W	Ā

#### ADDRESS TRANSLATION - SEGMENT

Selector (15-3)	TI	RPL	RPL

## INVISIBLE REGISTERS

1		
Base Address	Limit	Access
Base Address	Limit	Access

#### **EXAMPLES**

- DS:1000
- DS = 0018
- 1st 13 bits 0000 0000 0001 1000 GDT
- GDTR + 0018 (entry no. 3)
- GDTR 00 00 00 00
- DS starts at 00 20 00 00
- Linear Address

	00	
	10	
	93	
	20	
	00	
	00	
	FF	
3	FF	
2		
1		



#### **EXAMPLES**

- MOV AX,[1000<sub>H</sub>]
- DS:1000
- DS = 001C
- 1st 13 bits 0000 0000 0001 1100 LDT
- Selector LDTR
- **LDTR** 0018 0000 0000 0001 1*000*
- GDTR + 0018 (entry no. 3)
- GDTR 00 00 00
- LDT starts at 40 00 00

	I	
	00	
	00	
	93	
	40	
	00	
	00	
	FF	
3	FF	
2		
1		
1	I	

#### INVISIBLE REGISTERS

CS	Base Address	Limit	Access
DS	40 00 00	FF FF	93
ES			
SS			
FS			
GS			
LDTR	Base Address	Limit	Access
TR			
GDTR			
IDTR			

#### **EXAMPLES**

- DS:1000
- DS = 001C
- 1st 13 bits = 0000 0000 0001 1100 LDT
- Selector LDTR
- LDTR + 0018 (entry no. 3)
- GDTR 00 00 00
- DS starts at 80 00 00
- Linear Address 80 10 00

	00
	00
	93
	80
	00
	00
	00
3	FF
2	
1	



# **MEMORY** — **8086** TO 80486

- Segment (SR) Offset
- 8086 /8088 Real mode
- Segment Value shifted left by 4 bits + offset -20 -bit address
- **80286** 
  - Real Mode
  - Protected Mode
    - Segment Register Selector points to descriptor (LDT/GDT) – descriptor has starting address of segment – Starting Äddress + Offset
    - Virtual address Physical Address (24-bits)
    - Segmentation

## **MEMORY** — 8086 TO 80486

- **80386/80486** 
  - Real Mode
  - Protected Mode
    - Segment Register Selector points to descriptor (LDT/GDT) – descriptor has starting address of segment – Starting Address + Offset
    - Segmentation -Virtual address Linear Address (32-bits)
    - Linear to Physical Address Paging

#### **DESCRIPTOR** — 80386 - 80486

Base 24-31	GD0AV	Limit 16-19	Access Rights	Base 16-23
	Base 0-15		Lir	nit

#### ADDRESS TRANSLATION - SEGMENT

Selector (15-3)	TI	RPL	RPL

#### **EXAMPLES**

- DS:0000
- DS = 0018
- 1st 13 bits = 0000 0000 0001 1*000 GDT*
- GDTR + 0018 (entry no. 3)
- GDTR 00 00 00 00
- DS starts at 00 00 20 00
- Linear Address

	00
	00
	93
	00
	20
	00
	FF
18	FF
	00
	00
	93
	40
	00
	00
	00
10	FF
80	

## PAGING - 80386 ONWARDS

- Linear physical
- CR0 CR3
- Page directory 1024 entries 4 bytes each point to Page Table
  - 1024 \* 4 = 4k
- Page table 1024 entries 4 bytes each point to Page
  - 1024 \*4 =4k
- Total no.pages
  - 1024 \* 1024 = 1 M
- Page block of 4k

## LINEAR TO PHYSICAL

Directory 31-22	Page Table 21-12	Offset 11-0
-----------------	------------------	-------------

00 00 20 00


0000 0000 0000 0000 0010 0000 0000 0000

## CR0 -3

- CR0 MSB PG bit
- CR3 BITS 12 -31- base address of Page Directory

#### PD/ PT ENTRY

Address (31-12) DACWUWP



## LINEAR TO PHYSICAL

- 00 00 20 00
- CR3 PD Base Address 00 00 2 <u>000</u>
- Page Directory 00 00 20 00 + 0000 0000 0000<sub>b</sub>
- PT address 20 00 00 00
- PT Entry 20 00 00 00 + 00 0000 10 00<sub>b</sub>
- PT Entry 20 00 00 8
- Physical Address 45 00 20 00 + 000

00002003	20	
00002002	00	
00002001	00	
00002000	03	

2000 000C	
2000 000B	45
2000 000A	00
2000 0009	20
2000 0008	00
2000 0007	
2000 0006	
2000 0005	
2000 0004	



