HACETTEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING BBM233




Name: Mehmet Taha, Mehmet Emin, Alperen


Surname : Usta, Akoğuz, Ekinci

Number: 21527472,21626895,21627188

Subject: Design 4 bit prime number counter with JK flip flop(s)

Truth Table						
	A	В	C	D	BOOLEAN	
O	0	O	0	0	0	
1	0	O	0	1	O	
2	0	O	1	O	1	
3	0	O	1	1	1	
4	0	1	0	O	O	
5	0	1	0	1	1	
6	0	1	1	O	O	
7	0	1	1	1	1	
8	1	O	0	O	O	
9	1	O	0	1	O	
10	1	O	1	0	0	
11	1	O	1	1	1	
12	1	1	0	0	0	
13	1	1	0	1	1	
14	1	1	1	0	0	
15	1	1	1	1	0	





We defined a standart JK-FlipFlop. Then used it to make a 4-bit Up Counter. From the K-map of the prime numbers we found the functions fort he numbers and implemented them as AND/OR Gates.

We printed Each cycle, thus got prime numbers with the "Boolean" value equal to 1.

```
module FlipFlopJK(j,k,clk,q);
input j,k;
input clk;
output q;
reg q;
initial
begin q=1'b0;
q not=1'b1;
end
always @ (posedge clk)
begin
|case({j,k})
{1'b0,1'b0}:begin q=q; end
{1'b0,1'b01}:begin q=1'b0; end
{1'b1,1'b0}:begin q=1'b1; end
{1'b1,1'b1}:begin q=~q; end
endcase
end
endmodule
module Project (Input, Clock , Boolean, A, B, C, D);
  input Input, Clock;
  output Boolean;
  output A,B,C,D;
  wire A,B,C,D,And1 output, And2 output,Anot D, Anot Bnot C, Cnot D B, A Bnot C D;
 //4-Bit Counter:
 FlipFlopJK FF1 (Input, Input, Clock, A);
 FlipFlopJK FF2 (A, A, Clock, B);
 and And1 (And1 output, A, B);
 FlipFlopJK FF3 (And1 output, And1 output, Clock, C);
 and And2 (And2 output, A, B, C);
 FlipFlopJK FF4 (And2 output, And2 output, Clock, D);
 //Calculations:
 and And3 (Anot D, ~A, D);
 and And4 (Anot Bnot C, A, B, C);
 and And5 (Cnot D B, ~C, D, B);
 and And6 (A Bnot C D, A, ~B, C, D);
 or Orl (Boolean, Anot D, Anot Bnot C, Cnot D B, A Bnot C D);
endmodule
```