Hacettepe University Computer Engineering Department BBM341 Systems Programming 2nd Midterm – 18 December 2018

Name	:	
ID No	:	
Section		

Question 1. (20 points) Assume the following:

- o The memory is byte addressable.
- o Memory accesses are to **1-byte words** (not to 4-byte words).
- o Addresses are 13 bits wide.
- \circ The cache is two-way set associative (E = 2), with a 4-byte block size (B = 4) and eight sets (S = 8).
- **A.** The contents of the cache are as follows, with all numbers given in hexadecimal notation.

2-way set associative cache

	2-way set associative eache											
	Line 0						Line 1					
Set index	Tag	Valid	Byte 0	Byte 1	Byte 2	Byte 3	Tag	Valid	Byte 0	Byte 1	Byte 2	Byte 3
0	09	1	86	30	3F	10	00	0	_	_	_	_
1	45	1	60	4F	E0	23	38	1	00	BC	0B	37
2	EB	0	_	_	_	_	0B	0	_	_	_	_
3	06	0	_	_	_	_	32	1	12	08	7B	AD
4	C7	1	06	78	07	C5	05	1	40	67	C2	3B
5	71	1	0B	DE	18	4B	6E	0	_	_	_	_
6	91	1	A 0	B7	26	2D	F0	0	_	_	_	_
7	46	0	_	_	_	_	DE	1	12	C0	88	37

The following figure shows the format of an address (one bit per box). Indicate (by labeling the diagram) the fields that would be used to determine the following:

CO	The cache block offset
CI	The cache set index
CT	The cache tag


12	11	10	 	 	 	 	

Suppose a program running on the machine references the byte at address 0x0E38. Indicate the cache entry accessed and the cache byte value returned **in hex**. Indicate whether a cache miss occurs. If there is a cache miss, enter "–" for "Cache byte returned."

	В.	Addre	Address format (one bit per box):												
		12	11	10	9	8	7	6	5	4	3	2	1	0	
	C.	Memo	ory refe	erence	:										
		Param					Value								
			block of set ind				0x								
		Cache	tag (C	Γ)											
			hit? (Y byte re			0x		-							
Questi	on 2. (10 p	oints) Lis	st the di	ifferen	ces be	tweer	n DR/	AM aı	nd SR	AM.					
Questi	on 3. (10 pobserved miss pena	in the	e aver	age						,					

Question 4. (20 points) For the following matrix multiplication algorithm, explain how the algorithm benefits from Spatial and Temporal Localities. (For both instruction and data references)

Question 5. (10 points) For mov1 (%edx), %ebx instruction, visualize data access steps for both *miss* and *hit* cases. Use arrows to depict dataflow, addressing, entry checks etc., and use keywords such as check, address, read and/or write to identify each step.



Question 6. (20 points) Using the following information fill in the content and addressing mode columns in the table below.

Address	Content	Register	Content
0x100	0xFF	%eax	0x100
0x104	0xAB	%ecx	0x1
0x108	0x13	%edx	0x3
0x10C	0x11		

Operand	Content	Addressing Mode
%eax	•••••	
0x104		
\$0x108		
(%eax)		
4(%eax)		
9(%eax,%edx)	•••••	
260(%ecx,%edx)	•••••	
0xFC(,%ecx,4)		
(%eax,%edx,4)	•••••	

Question 7. (10 points) List the differences between SSD and Rotating Disks.