


Verilog

Coding in Xilinx ISE Design Suite v14.6

Prof. Dr. Mehmet Önder Efe onderefe@cs.hacettepe.edu.tr









New Project Wizard

Project Summary

Project Navigator will create a new project with the following specifications.

Project:

Project Name: myproject

Project Path: C:\AAA_ONDER\C_EFE\verilog_onderefe\myproject

Working Directory: C:\AAA_ONDER\C_EFE\verilog_onderefe\myproject

Description:

Top Level Source Type: HDL

Device:

Device Family: Spartan3E Device: xc3s500e Package: fg320 Speed: -4

Top-Level Source Type: HDL

Synthesis Tool: XST (VHDL/Verilog)
Simulator: ISim (VHDL/Verilog)
Preferred Language: Verilog

Property Specification in Project File: Store all values

Manual Compile Order: false


VHDL Source Analysis Standard: VHDL-93


Message Filtering: disabled


More Info





Cancel
















mymodule01: 2 to 4 decoder


```
B_n
                                                           A_n
module mymodule01(D, A, B, e);
                                     Α
       output [0:3] D;
                                                                      \mathbf{D}_{0}
       input A, B, e;
                                     В
       wire A n, B n;
                                                                      \mathbf{D}_1
       not G1(A n, A);
       not G2 (B_n, B);
                                                                      D_2
       and G3(D[0], e, A_n, B_n);
       and G4(D[1], e, A_n, B);
                                                               G6
                                                                      D_3
       and G5(D[2], e, A, B_n);
       and G6(D[3], e, A, B);
```

endmodule



Our decoder code is ready. Save it.






$$D_0 = eA'B'$$

$$D_1 = eA'B$$

$$D_2 = eAB'$$


$$D_3 = eAB$$


Now we will write a testbench Apply A, B, e, obtain D₀,D₁,D₂,D₃





$$D_0 = eA'B'$$


 $D_1 = eA'B$
 $D_2 = eAB'$
 $D_3 = eAB$











module mymodule01_tb;

```
// Inputs
reg A;
reg B;
reg e;
// Outputs
wire [0:3] D;
// Instantiate the Unit Under Test (UUT)
mymodule01 uut (
          .D(D),
          .A(A),
          .B(B),
          .e(e)
);
initial begin
         // Initialize Inputs
          \mathbf{A} = \mathbf{0};
          B = 0;
          e = 0;
          // Wait 100 ns for global reset to finish
          #100;
          // Add stimulus here
end
```

 \mathbf{D}_{0}

```
module mymodule01_tb;
                                                                                D_0
         // Inputs
         reg A;
         reg B;
         reg e;
         // Outputs
        wire [0:3] D;
         // Instantiate the Unit Under Test (UUT)
        mymodule01 uut (
                  .D(D),
                  .A(A),
                  .B(B),
                  .e(e)
         );
         initial begin
                  // Initialize Inputs
                 A = 0;
                 B = 0;
                  e = 0;
                  // Wait 100 ns for global reset to finish
                  #100;
                  // Add stimulus here
         end
```

```
\begin{array}{c} D_0 \\ D_1 \\ D_2 \\ D_3 \end{array}
```

```
initial begin
    // Initialize Inputs
A = 0;
B = 0;
e = 0;

// Wait 100 ns for global reset to finish
#100;

// Add stimulus here
// ENTER YOUR TESTING CONDITIONS HERE
end
```

endmodule

// Add stimulus here

A = 0;

B = 0;

e = 1;

#20;

A = 0;

B = 1;

e = 1;

#40;

A = 1;

B = 0;

e = 1;


#60;


A = 1;


B = 1;


e = 1;


#80;














What is next?

After the processing is finished, Isim window will appear automatically









Creating the Schematic - Syntesis

- We defined the logic system via a bunch of code lines. What is the circuit corresponding to our code?
- Can it be optimized according to the physical hardware in hand?







Select how the RTL/Tech Viewer behaves when it is initially invoked


Startup mode


- Start with the Explorer Wizard
 - In this mode, the Explorer Wizard is the initial screen, and allows you to select the elements that you want to see on the initial schematic
- Start with a schematic of the top-level block
 In this mode, the Explorer Wizard is bypassed and an initial schematic is created with only the top-level block displayed. You can then use the logic expansion capabilities of the Viewer to start expanding from the top-level block


You can also change the startup mode by selecting Edit->Preferences under the RTL/Tech Viewer page


Show this dialog on startup


OK


























RTL View

Viewing an RTL schematic opens an NGR file that can be viewed as a gate-level schematic.

This schematic is generated after the HDL synthesis phase of the synthesis process. It shows a representation of the pre-optimized design in terms of generic symbols, such as adders, multipliers, counters, AND gates, and OR gates, that are independent of the targeted Xilinx device.

Technology View

Viewing a Technology schematic opens an NGC file that can be viewed as an architecture-specific schematic.

This schematic is generated after the optimization and technology targeting phase of the synthesis process. It shows a representation of the design in terms of logic elements optimized to the target Xilinx device or "technology"; for example, in terms of of LUTs, carry logic, I/O buffers, and other technology-specific components. Viewing this schematic allows you to see a technology-level representation of your HDL optimized for a specific Xilinx architecture, which might help you discover design issues early in the design process.

You should always refer to technology schematic for synthesized result.

Set RTL/Tech Viewer Startup Mode



Select how the RTL/Tech Viewer behaves when it is initially invoked

Startup mode

Start with the Explorer Wizard

In this mode, the Explorer Wizard is the initial screen, and allows you to select the elements that you want to see on the initial schematic


Start with a schematic of the top-level block


In this mode, the Explorer Wizard is bypassed and an initial schematic is created with only the top-level block displayed. You can then use the logic expansion capabilities of the Viewer to start expanding from the top-level block


You can also change the startup mode by selecting Edit->Preferences under the RTL/Tech Viewer page


Show this dialog on startup


OK





















MUX

```
module mux1( select, d, q );
  input[1:0] select;
  input[3:0] d;
  output q;
  wire q;
  wire[1:0] select;
  wire[3:0] d;
  assign q = d[select];
endmodule
```



MUX Testbench 1/4

```
module mux1_tb;
      // Inputs
      reg [1:0] select;
      reg [3:0] d;
      // Outputs
      wire q;
      integer i;
      // Instantiate the Unit Under Test (UUT)
      mux1 uut (
             .select(select),
             .d(d),
             .q(q)
      );
```

MUX Testbench 2/4

```
initial
begin
#1 $monitor("d = %b", d, " | select = ", select, " | q = ", q );
      for(i = 0; i <= 15; i = i + 1)
      begin
             d = i;
             select = 0; #1;
             select = 1; #1;
             select = 2; #1;
             select = 3; #1;
             $display("----");
       end
end
```

endmodule


MUX Testbench 3/4


```
d = 0000 \mid select = 0 \mid q = 0
d = 0000 \mid select = 1 \mid q = 0
d = 0000 \mid select = 2 \mid q = 0
d = 0000 \mid select = 3 \mid q = 0
d = 0001 \mid select = 0 \mid q = 1
d = 0001 \mid select = 1 \mid q = 0
d = 0001 \mid select = 2 \mid q = 0
d = 0001 \mid select = 3 \mid q = 0
d = 0010 \mid select = 0 \mid q = 0
d = 0010 \mid select = 1 \mid q = 1
d = 0010 \mid select = 2 \mid q = 0
d = 0010 \mid select = 3 \mid q = 0
d = 0011 \mid select = 0 \mid q = 1
d = 0011 \mid select = 1 \mid q = 1
d = 0011 \mid select = 2 \mid q = 0
d = 0011 \mid select = 3 \mid q = 0
d = 0100 \mid select = 0 \mid q = 0
d = 0100 \mid select = 1 \mid q = 0
d = 0100 \mid select = 2 \mid q = 1
d = 0100 \mid select = 3 \mid q = 0
d = 0101 \mid select = 0 \mid a = 1
d = 0101 \mid select = 1 \mid q = 0
```

```
d = 0101 \mid select = 2 \mid q = 1
d = 0101 \mid select = 3 \mid q = 0
d = 0110 \mid select = 0 \mid q = 0
d = 0110 \mid select = 1 \mid q = 1
d = 0110 \mid select = 2 \mid q = 1
d = 0110 \mid select = 3 \mid q = 0
_____
d = 0111 \mid select = 0 \mid q = 1
d = 0111 | select = 1 | q = 1
d = 0111 \mid select = 2 \mid q = 1
d = 0111 \mid select = 3 \mid q = 0
_____
d = 1000 \mid select = 0 \mid q = 0
d = 1000 \mid select = 1 \mid q = 0
d = 1000 \mid select = 2 \mid q = 0
d = 1000 \mid select = 3 \mid q = 1
_____
d = 1001 \mid select = 0 \mid q = 1
d = 1001 \mid select = 1 \mid q = 0
d = 1001 \mid select = 2 \mid q = 0
d = 1001 \mid select = 3 \mid q = 1
d = 1010 \mid select = 0 \mid q = 0
d = 1010 | select = 1 | q = 1
d = 1010 \mid select = 2 \mid q = 0
d = 1010 \mid select = 3 \mid q = 1
```

```
d = 1011 \mid select = 0 \mid q = 1
d = 1011 \mid select = 1 \mid q = 1
d = 1011 \mid select = 2 \mid q = 0
d = 1011 \mid select = 3 \mid q = 1
d = 1100 \mid select = 0 \mid q = 0
d = 1100 \mid select = 1 \mid q = 0
d = 1100 \mid select = 2 \mid q = 1
d = 1100 \mid select = 3 \mid q = 1
_____
d = 1101 \mid select = 0 \mid q = 1
d = 1101 \mid select = 1 \mid q = 0
d = 1101 \mid select = 2 \mid q = 1
d = 1101 \mid select = 3 \mid q = 1
d = 1110 \mid select = 0 \mid q = 0
d = 1110 \mid select = 1 \mid q = 1
d = 1110 \mid select = 2 \mid q = 1
d = 1110 \mid select = 3 \mid q = 1
_____
d = 1111 \mid select = 0 \mid q = 1
d = 1111 \mid select = 1 \mid q = 1
d = 1111 \mid select = 2 \mid q = 1
d = 1111 \mid select = 3 \mid q = 1
```


MUX Testbench 4/4






MUX using always block

```
module mux2( select, d, q );
  input[1:0] select;
  input[3:0] d;
  output q;
  reg q;
  wire[1:0] select;
  wire[3:0] d;
  always @(d or select)
      q = d[select];
endmodule
```




MUX using if statements

```
module mux3( select, d, q );
    input[1:0] select;
   input[3:0] d;
   output q;
   reg q;
   wire[1:0] select;
   wire[3:0] d;
    always @( select or d )
    begin
    if( select == 0)
          q = d[0];
    if( select == 1)
          q = d[1];
   if( select == 2)
          q = d[2];
    if( select == 3)
          q = d[3];
   end
endmodule
```



MUX using case statements

```
module mux4( select, d, q );
   input[1:0] select;
   input[3:0] d;
   output q;
   reg q;
   wire[1:0] select;
   wire[3:0] d;
   always @( select or d )
   begin
         case( select )
                  0: q = d[0];
                  1: q = d[1];
                  2: q = d[2];
                  3: q = d[3];
         endcase
   end
endmodule
```




MUX using nested conditional statements

```
module mux5( select, d, q );
    input[1:0] select;
    input[3:0] d;
    output q;
    wire q;
    wire[1:0] select;
    wire[3:0] d;
    assign q = ( select == 0 )? d[0] : ( select == 1 )? d[1] : ( select == 2 )? d[2] : d[3];
endmodule
```

MUX using nested conditional statements

```
module mux6( select, d, q );
   input[1:0] select;
   input[3:0] d;
   output q;
   reg q;
   wire[1:0] select;
   wire[3:0] d;
   always @( select or d)
   begin q = ( ~select[0] & ~select[1] & d[0] )
         | ( select[0] & ~select[1] & d[1] )
         | ( ~select[0] & select[1] & d[2] )
         ( select[0] & select[1] & d[3] );
   end
endmodule
```



MUX using gates

```
select[1]
module mux7( select, d, q );
                                                       d[0]
   input[1:0] select;
                                                       d[1]
   input[3:0] d;
                                                       d[2]
   output q;
   wire q, q1, q2, q3, q4, NOTselect0, NOTselect1;
   wire[1:0] select;
   wire[3:0] d;
                                                    D[0]
   not n1( NOTselect0, select[0] );
                                                    D[1]
   not n2( NOTselect1, select[1] );
                                                               MUX
                                                    D[2]
   and a1(q1, NOTselect0, NOTselect1, d[0]);
   and a2( q2, select[0], NOTselect1, d[1] );
                                                    D[3]
   and a3(q3, NOTselect0, select[1], d[2]);
   and a4( q4, select[0], select[1], d[3] );
                                                              S[1]S[0]
   or o1( q, q1, q2, q3, q4);
endmodule
```

DEMUX

```
module demux1(select,d,q);
   input d;
   input [2:0] select;
   output [7:0] q;
   assign q[0] = d \& \sim select[2] \& \sim select[1] \& \sim select[0];
   assign q[1] = d \& \sim select[2] \& \sim select[1] \& select[0];
   assign q[2] = d \& \sim select[2] \& select[1] \& \sim select[0];
   assign q[3] = d \& \sim select[2] \& select[1] \& select[0];
   assign q[4] = d \& select[2] \& ~select[1] \& ~select[0];
   assign q[5] = d \& select[2] \& ~select[1] \& select[0];
   assign q[6] = d \& select[2] \& select[1] \& ~select[0];
   assign q[7] = d \& select[2] \& select[1] \& select[0];
endmodule
```

DEMUX Testbench 1/3


```
module demux1_tb;
    // Inputs
    reg [2:0] select;
    reg d;
                                                    initial begin
    // Outputs
                                                           // Initialize Inputs
    wire [7:0] q;
                                                           select = 3'b000;
    integer i;
                                                           d = 0;
    // Instantiate the Unit Under Test (UUT)
    demux1 uut (
                                                           // Wait 100 ns for global reset to finish
           .select(select),
                                                           #10;
           .d(d),
           (p)p.
    );
```

DEMUX Testbench 2/3 Choose left code or right code Are they the same?

```
d = 1;select = 3'b000;#10;
        d = 1;select = 3'b001;#10;
        d = 1;select = 3'b010;#10;
        d = 1; select = 3'b011; #10;
        d = 1;select = 3'b100;#10;
        d = 1;select = 3'b101;#10;
        d = 1; select = 3'b110; #10;
        d = 1;select = 3'b111;#10;
        d = 0; select = 3'b000; #10;
   end
endmodule
```

```
for(i = 0; i <= 7; i = i + 1)
         begin
                  select = i;
                  d=1;
                  #10;
                  d=0;
                  #10;
         end
   end
endmodule
```

DEMUX Testbench 3/3



Few Notes

- Initial block declares a single-pass behavior
 - Executes once when simulator is activated
- Delay control operator (#) and delay value #10
- Timescale compiler directive
 - timescale <reference_time_unit>/<time_precision>
 - `timescale 1ns/1ps
- Inputs are declared as reg values retains value until updated
- Outputs are just monitored as wires

Sequential Logic Implementations


- Generating clock signal
- Single D Flip Flop
- Three D Flip flops in series
- Parallel load shift register

Generating Clock Signal

```
always initial begin clk = 0; clk = 0; end #5; clk = 1; always begin #5; clk = 0; end #5; clk = 1; end
```

Single D Flip-Flop

```
module single_d_ff(clk,D,Q);
  input clk;
  input D;
  output reg Q;
  always @(posedge clk)
  begin
     Q \leq D;
  end
endmodule
```




Single D Flip-flop Testbench 1/3

```
module single_d_ff_tb;
   // Inputs
   reg clk;
   reg D;
   // Outputs
                                                          clk
   wire Q;
   // Instantiate the Unit Under Test (UUT)
   single_d_ff uut (
        .clk(clk),
        .D(D),
        .Q(Q)
   );
```

Single D Flip-flop Testbench 2/3

initial begin

```
// Initialize Inputs
      clk = 0;
      D = 0;
      // Wait 10 ns for global reset to finish
      #10;
      // Add stimulus here
      D = 1; # 25;
      D = 0; # 25;
      D = 1; # 25;
      D = 0; # 25;
      D = 1; # 33;
      D = 0; # 33;
      D = 1; # 33;
      D = 0; # 33;
end
```



Single D Flip-flop Testbench 3/3

```
always begin

clk = 0; #13;

clk = 1; #19;

end

endmodule
```

