

Name-Last Name: \_\_\_\_\_ Student ID: \_\_\_\_\_

Section No (1,2,3?): \_\_\_\_\_

Hacettepe University	Computer Engineering Department
BBM234 Computer Organization	Instructors: Assoc. Prof. Dr. Suleyman TOSUN
Midterm Exam	Assist. Prof. Dr. Mehmet KOSEOGLU
Duration: 120 minutes	Exam Date: 18.04.2017

Questions	1	2	3	4	5	6	Total
Marks	20	20	15	10	20	15	100
Earned							

Q1. a) Write the values of the registers after the following MIPS program finishes its execution.

```
lui $s0, 0x1234
ori $s0, $s0, 0x0335
andi $s0, $s0, 0x000F
sra $s1, $s0, 2
or $s2, $s0, $s1
slt $s3, $s1, $s2
bne $s1, $s3, else
addi $s2, $s2, -1
else: sll $s4, $s2, 2
      jr $ra
```

s0	s1	s2	s3	s4

b) For the given “*number*” value, what does function fl do? Write output values (value in s0) for the given *number* values in the table.

```
main: addi $a0, $0, number
      addi $sp, $sp, -4
      sw $ra, 0($sp)
      jal fl
      add $s0, $v0, $0
      lw $ra, 0($sp)
      addi $sp, $sp, 4
      jr $ra #exit
```

```
fl:   addi $t0, $0, 0
      addi $v0, $0, 1
      bne $a0, $0, else
      jr $ra
else: beq $a0, $t0, done
      addi $t0, $t0, 1
      mul $v0, $v0, $t0
      mflo $v0
      j else
done: jr $ra
```

Write the description of fl below:

--

Number	0	3	5
S0			

**Q2.** You have four instructions stored in the memory as given in the following table:

Instructions	Address	Instruction
Inst1	0x00400000	0x14100003
Inst2	0x00400004	0x012A4025
Inst3	0x00400008	0x2210FFFB
Inst4	0x0040000C	0x08100000
Inst5	0x00400010	---

- a) Write the binary values for each instruction. Clearly show which bits corresponds to which field in the instruction format (opcode, rs, rt, rd.. etc?).

Instructions

Instruction format

0x14100003

0x012A4025

0x2210FFFB

0x08100000

- b) Write down the corresponding MIPS assembly code below for each machine code.

Instructions	MIPS Code
Inst1	
Inst2	
Inst3	
Inst4	
Inst5	

Name	Register
\$0	0
\$at	1
\$v0-\$v1	2-3
\$a0-\$a3	4-7
\$t0-\$t7	8-15
\$s0-\$s7	16-23
\$t8-\$t9	24-25
\$k0-\$k1	26-27
\$gp	28
\$sp	29
\$fp	30
\$ra	31

Instruction	Opcode
li	000010
ljal	000011
beq	000100
bne	000101
addi	001000
slti	001010
andi	001100
ori	001101
xori	001110
lui	001111
lw	100011
sw	101011


Instruction	Funct
sll	000000
srl	000010
sra	000011
ir	001000
div	011010
add	100000
sub	100010
and	100100
or	100101
xor	100110
nor	100111
slt	101011

**Q3.** MIPS architecture has some conditional branches and unconditional jumps. We list some of them below. For each instruction type, write the maximum number of instructions between the current program counter (PC) and the target instruction. You should also write the instruction type.

Instruction	Maximum number of instructions that we can jump over	Instruction type
J		
JR		
JAL		
BEQ		
BNE		

**Q4.** We would like to add R-type **lwr** instruction (**lwr \$rd, \$rt(\$rs)**) to single cycle MIPS processor. The **lwr** instruction is similar to **lw** but it sums two registers (specified by **\$rs**, **\$rt**) to obtain the effective load address and uses the R-Type format. Loaded word from memory is written to register **rd**.

- Show the necessary changes on data-path of single-cycle processors if any.
- Fill the control signals in Table I.




Tabel I: Control signals for **lwr** instruction

Inst.	Op <sub>31:26</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp <sub>1:0</sub>
lwr	XXXXXX							

ALUOp <sub>1:0</sub>	Operation
00	Addition
01	Subtraction
10	Look at funct.
11	Not used

**Q5.** We would like to also add R-type sw instruction (**swr \$rd, \$rt(\$rs)**) to single cycle MIPS processor. The swr instruction is similar to sw but it sums two registers (specified by \$rs, \$rt) to obtain the effective load address and uses the R-Type format. Then, it writes the word in rd register to the memory address.

- Show the necessary changes on data-path of single-cycle processors if any. Be aware that register file has only two read ports! Briefly explain your changes.
- Fill the control signals in Table II.



Tabel II: Control signals for **swr** instruction

Inst.	Op <sub>31:26</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp <sub>1:0</sub>
swr	XXXXX							

**Q6.** For the multi-cycle processor given in Figure 3, how many clock cycles does it take to execute following MIPS program? Write how many times each instruction is fetched, clock cycle for each execution and total cycles for each instruction in the table.

	How many times is it fetched?	Number of clock cycles for each execution	Total execution times for each instruction
main: addi \$a0, \$0, 3			
addi \$sp, \$sp, -4			
sw \$ra, 0(\$sp)			
jal f1			
add \$s0, \$v0, \$0			
lw \$ra, 0(\$sp)			
addi \$sp, \$sp, 4			
jr \$ra			
f1: addi \$t0, \$0, 0			
addi \$v0, \$0, 1			
bne \$a0, \$0, else			
jr \$ra			
else: beq \$a0, \$t0, done			
addi \$t0, \$t0, 1			
mult \$v0, \$v0, \$t0 #R-type			
mflo \$v0 #R-type			
j else			
done: jr \$ra			
Total:			

What is the CPI for this program?




Figure 3: Multi cycle processor