Name-	Last Name:				Student	ID: _					_	
		Se	ction No	(1,2,3?):								
Uncette	epe University						Com	auter F	nainee	ring Do	nortman	+
	34 Computer Organization	Computer Engineering Department Instructors: Assoc. Prof. Dr. Suleyman TOSUN										
	n Exam	JII			msut					-	SEOGLU	
	on: 120 minutes					A	55151. 1 1				3.04.2017	
Duranc	m. 120 mmates								LAGIII L	<i>7atc.</i> 10	0.04.201	/
		1 4			1 4		T			- TD - 1		_
	Questions	1	2	3	4	5	6			Total		
	Marks	20	20	15	10	20	15			100		
	Earned											
Q1.	a) Write the values lui \$s0, 0x1234 ori \$s0, \$s0, 0x033 andi \$s0, \$s0, 0x00	5	isters af	ter the f	ollowing	g MIPS	progra	am fin	nishes	its exe	ecution	
	sra \$s1, \$s0, 2						s0	s1	s2	<b>s3</b>	<b>s4</b>	
	or \$s2, \$s0, \$s1											
	slt \$s3, \$s1, \$s2											
	bne \$s1, \$s3, else											
	addi \$s2, \$s2, -1											
else:	sl1 \$s4, \$s2, 2											
	jr \$ra											
b) given	For the given "num number values in the		ie, what	does f	unction	f1 do? V	Write	outpu	ıt valu	es (va	alue in	s0) for the
main:	addi \$a0, \$0, numb	er										
111641111	addi \$sp, \$sp, -4	<b>.</b> .										
	sw \$ra, 0(\$sp)											
	jal fl											
	add \$s0, \$v0, \$0			$W_1$	rite the d	escription	on of	f1 bel	ow:			
												I
	lw \$ra, 0(\$sp)											
	addi \$sp, \$sp, 4											
	jr \$ra #exit											
C1	11: 0.0 00 0											
f1:	addi \$t0, \$0, 0											
	addi \$v0, \$0, 1											
	bne \$a0, \$0, else											
	jr \$ra			3.7	1 0	1.2	1 ~	_				
else:	beq \$a0, \$t0, done			Num	ber 0	3	5					
	addi \$t0, \$t0, 1			S0				1				
	mul \$v0, \$v0, \$t0											
	mflo \$v0											

j else done: jr \$ra **Q2.** You have four instructions stored in the memory as given in the following table:

Instructions	Address	Instruction
Inst1	0x00400000	0x14100003
Inst2	0x00400004	0x012A4025
Inst3	0x00400008	0x2210FFFB
Inst4	0x0040000C	0x08100000
Inst5	0x00400010	

a) Write the binary values for each instruction. Clearly show which bits corresponds to which field in the instruction format (opcode, rs, rt, rd.. etc?).

<u>Instruction format</u>

b) Write down the corresponding MIPS assembly code below for each machine code.

Instructions	MIPS Code
Inst1	
Inst2	
Inst3	
Inst4	
Inst5	

Name	Register
\$0	0
<b>Sat</b>	1
\$v0-\$v1	2-3
\$a0-\$a3	4-7
\$t0-\$t7	8-15
\$s0-\$s7	16-23
\$t8-\$t9	24-25
\$k0-\$k1	26-27
\$gp	28
\$sp	29
\$fp	30
\$ra	31


Instruction	Oncode
i	000010
ial	000011
beq	000100
bne	000101
addi	001000
slti	001010
andi	001100
ori	001101
xori	001110
lui	001111
lw	100011
sw	101011

Instruction	Funct
sll	000000
srl	000010
sra	000011
ir	001000
div	011010
add	100000
sub	100010
and	100100
or	100101
xor	100110
nor	100111
slt	101011

Q3. MIPS architesture has some conditional branches and unconditional jumps. We list some of them below. For each instruction type, write the maximum number of instructions between the current program counter (PC) and the target instruction. You should also write the instruction type.

Instruction	Maximum number of instructions that we can jump over	Instruction type
Ј		
JR		
JAL		
BEQ		
BNE		

- **Q4.** We would like to add R-type lw instruction (**lwr \$rd, \$rt(\$rs)**) to single cycle MIPS processor. The lwr instruction is similar to lw but it sums two registers (specified by \$rs, \$rt) to obtain the effective load address and uses the R-Type format. Loaded word from memory is written to register rd.
  - a) Show the necessary changes on data-path of single-cycle processors if any.
  - b) Fill the control signals in Table I.




Tabel I: Control signals for lwr instruction

Inst.	Op31:26	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp1:0
lwr	XXXXX							

ALUOp <sub>1:0</sub>	Operation
00	Addition
01	Subtraction
10	Look at funct.
11	Not used

- **Q5.** We would like to also add R-type sw instruction (**swr \$rd, \$rt(\$rs)**) to single cycle MIPS processor. The swr instruction is similar to sw but it sums two registers (specified by \$rs, \$rt) to obtain the effective load address and uses the R-Type format. Then, it writes the word in rd register to the memory address.
  - a) Show the necessary changes on data-path of single-cycle processors if any. Be aware that register file has only two read ports! Briefly explain your changes.
  - b) Fill the control signals in Table II.



Tabel II: Control signals for swr instruction

Inst.	Op31:26	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp1:0
swr	XXXXX							

**Q6.** For the multi-cycle processor given in Figure 3, how many clock cycles does it take to execute following MIPS program? Write how many times each instruction is fetched, clock cycle for each execution and total cycles for each instruction in the table.

	How many times is it fetched?	Number of clock cycles for each execution	Total execution times for each instruction
main: addi \$a0, \$0, 3			
addi \$sp, \$sp, -4			
sw \$ra, 0(\$sp)			
jal fl			
add \$s0, \$v0, \$0			
lw \$ra, 0(\$sp)			
addi \$sp, \$sp, 4			
jr \$ra			
f1: addi \$t0, \$0, 0			
addi \$v0, \$0, 1			
bne \$a0, \$0, else			
jr \$ra			
else: beq \$a0, \$t0, done			
addi \$t0, \$t0, 1			
mult \$v0, \$v0, \$t0 #R-type			
mflo \$v0 #R-type			
j else			
done:jr \$ra			
Total:			

What is the CPI for this program?




Figure 3:Multi cycle processor