



CS773-2022-Autumn: Computer Architecture for Performance and Security

Lecture 3: Catch the Cache



ON SILENT MODE PLEASE

Phones on
silence, please

Thank You

Microarchitecture 101: World with no caches

North pole ☹️

Core

32-bit Address

Data

200 to 300 cycles

Minimizing costly DRAM accesses
is critical for performance

**Costly DRAM
accesses ☹️**




4 GB DRAM

South pole ☹️

CASPER

Remember Latency and Bandwidth




CASPER

Latency ☹️

Bandwidth problems can be cured with money.

*Latency problems are harder because the speed of light is fixed – **you can't bribe God***


Let's look at the Applications (benchmarks)



Donald J. Hatfield, Jeanette Gerald: Program Restructuring for Virtual Memory. IBM Systems Journal 10(3): 168-192 (1971)

Caching: 10K Feet View

North pole ☺



Caching is a *speculation* technique ☺
Works – if locality




How big/small?

Core



Latency: low
Area: low
Capacity: low




CASPER

Latency: high
Area: high
Capacity: high

Cache with latency

North pole ☺



32 to 64KB \$ will be available in one to four cycles ☹

200 to 300 cycles

**Costly DRAM
accesses ☹**




South pole ☺

CASPER

Cache hierarchy with latency

North pole ☺




Multi-level cache hierarchy

CASPER

South pole ☺
10

Cache hierarchy with latency

North pole 😊



Multi-level cache hierarchy


How many levels ?

Total latency < DRAM latency
CASPER




South pole 😊
11


Takeaway



Takeaway



Takeaway (Do not forget the word microarch.)






PAUSE


CASPER

15

Accessing a cache




Bytes to blocks (lines)




Typical line size: 64 to 128 Bytes

CASPER

A bit deeper: 1024 lines each of 32B




A bit deeper: 1024 lines each of 32B




Line number (index): 10 bits

Byte offset (offset): 5 bits


Direct Mapped Cache




Direct Mapped in Action



What if we have multiple ways?



2-way associative in action



Knobs of interest

Line size, associativity, cache size

Tradeoff: latency, complexity, energy/power


Tips: Think about the extremes:

Line size = one byte or cache size

Associativity = one or #lines

Cache size = Goal oriented: latency/bandwidth or capacity

Memory Mountain



Think about it, before you write your program:
Assignment-I is live

Into the Real World

```
sudo dmidecode -t cache
```

```
cat /proc/cpuinfo
```

```
getconf -a | grep CACHE
```

```
lscpu
```

Wiki chip: <https://en.wikichip.org/wiki/WikiChip>

Perf tool: https://perf.wiki.kernel.org/index.php/Main_Page

```
sudo perf stat -e cache-misses ....
```



PAUSE

CASPER

27