



CS773-2022-Autumn: Computer Architecture for Performance and Security

Lecture 5: Time it to leak it (covert/side channels)



ON SILENT MODE PLEASE

Phones on
silence, please

Thank You

Information leakage

$x \leftarrow 1$

Modular exponentiation, $b^e \bmod n$

for $i \leftarrow |e|-1$ **downto** 0 **do**

Exponent e is used for decryption

$x \leftarrow x^2 \bmod n$

square

if ($e_i = 1$) **then**

reduce

$x = xb \bmod n$

endif

multiply

done

return x

Attacker tries to get the e

Information leakage

$x \leftarrow 1$

Modular exponentiation, $b^e \bmod n$

for $i \leftarrow |e|-1$ **downto** 0 **do**

Exponent e is used for decryption

$x \leftarrow x^2 \bmod n$

square

if ($e_i = 1$) **then**

reduce

$x = xb \bmod n$

endif

multiply

done

return x

$e_i = 0$, Square Reduce (SR)
 $e_i = 1$, SRMR

Attacker tries to get the e

Information leakage

**CIA: Confidentiality, Integrity,
Availability**

CASPER

Information leakage

**CIA: Confidentiality, Integrity,
Availability**


Confidentiality: was data being computed upon not revealed to an un-permitted party?

Integrity: was the computation performed correctly, returning the correct result?


Availability: did the computational resource carry out the task at all?

Channels of Interest


CS773



Attacker requires measurement equipment → physical access



Attacker may be remote (e.g., over an internet connection)



Attacker may be remote, or be co-located

Side/Covert Channel

- A **side channel** is an *unintended* communication between two or more parties
- A **covert channel** is an *intended* communication between two or more parties (you upload a video on YouTube to communicate some information to your friends, if Gmail, whatsapp, call is not allowed)

In both cases:

- Communication *should not be possible*, following system semantics
- The physical channel used for the communication can be the same

Side channels → unintended → need de-noising

Covert channels can show “best case” leakage

Scope of these channels

- Inter-process(application) communication that can violate privilege boundaries
- Infer information from application's data-dependent HW resource usage

Side/covert channels not in any **interface specification (e.g. ISA)**.

Therefore stealthy

- Sophisticated mechanisms needed to detect channel
- No permanent indication one has been exploited

Let's try to send a bit



Two processes can agree on “dead drops”

Cache:

ways

sets

Let's try to send a bit

Two processes can agree on “dead drops”

Process 1
(Sender)


Cache:
ways

sets

Process 2
(Receiver)

Let's try to send a bit

Two processes can agree on “dead drops”



How is it different from legitimate communication

Normal communication

```
include <socket.h>

void send(bit msg) {
    socket.send(msg);
}

bit recv() {
    return socket.recv(msg);
}
```

send(msg)



Channel



recv()




Covert Channel communication


```
void send(bit msg) {
    // pressure on cache
}

bit recv() {
    st = time();
    // pressure on cache
    return time() - st > THRESH;
}
```

From Covert to Side Channel



From Covert to Side Channel



Information leakage: Again...

$x \leftarrow 1$

Modular exponentiation, $b^e \bmod n$

for $i \leftarrow |e|-1$ **downto** 0 **do**

Exponent e is used for decryption

$x \leftarrow x^2 \bmod n$

square

if ($e_i = 1$) **then**

reduce

$x = xb \bmod n$

endif

multiply


done

return x

$e_i = 0$, Square Reduce (SR)
 $e_i = 1$, SRMR



Attacker tries to get the e

Timing Channel




Side/Covert Channel: Summary

Spy



Side-channel attacks

Let's
play



Covert-channel attacks

Victim



Oh Yes!!



PAUSE

CASPER

19


Flush based attacks

```
If secret=1 do  
    access(&a)  
else // secret=0  
    no-access
```

Victim

```
flush(&a)  
t1=start_timer  
    access(&a)  
t2=end_timer
```

Attacker



Fast – 1


Slow – 0

CASPER

Clflush instruction

Invalidates from every level of the cache hierarchy in the cache coherence domain the **cache line that contains the linear address specified with the memory operand**. If that cache line contains modified data at any level of the cache hierarchy, that data is **written back to memory**. The source operand is a byte memory location.

Cflush instruction



Step 0: Spy *maps* the shared library, shared in the cache

Step 1: Spy *flushes* the cache block



Step 2: Victim *reloads* the cache block



Step 3: Spy *reloads* the cache block (hit/miss)



Let's see step by step


```
printf("%d", i);  
printf("%d", i);
```







```
printf("%d", i);  
printf("%d", i);
```

Cache miss




Request




```
printf("%d", i);  
printf("%d", i);
```

Cache miss




Request

Response




```
printf("%d", i);  
printf("%d", i);
```

Cache miss



Request


Response



```
printf("%d", i);  
printf("%d", i);
```


Cache miss

Cache hit



Request

Response




DRAM access,
slow

```
printf("%d", i);
```

```
printf("%d", i);
```


Cache miss

Cache hit



Request

Response



DRAM access,
slow


```
printf("%d", i);
```

```
printf("%d", i);
```

Cache miss


Cache hit

No DRAM access,
much faster



Request


Response



Shared Memory

ATTACKER

flush
access



VICTIM


access

Shared Memory

ATTACKER

flush
access

cached



cached

VICTIM


access

Shared Memory

ATTACKER

flush

access




VICTIM

access

Shared Memory

ATTACKER

flush
access




VICTIM

access

Shared Memory

ATTACKER

flush
access



VICTIM


access



Shared Memory

ATTACKER

flush
access



VICTIM


access



Shared Memory

ATTACKER


flush
access




VICTIM

access


Shared Memory



Cache Hits



Cache Hits and Misses



How to measure time?

rdtsc instruction : (Read Time-Stamp Counter) instruction is used to determine how many CPU ticks took place since the processor was reset.

Questions of interest

What is the use of clflush from an OS point of view?

What is the use of clflush from an end-user point of view?

A blurred office desk scene. In the foreground, a pair of glasses rests on a stack of papers. To the left, a white mug with a dark handle is visible. A laptop is open in the background, and various office supplies like pens and a paperclip are scattered on the desk. The background is out of focus, showing office lights and partitions.

Demo Time: Let's see it working