



CS773-2022-Autumn: Computer Architecture for Performance and Security


Lecture 3: Catch the Cache




Phones on silence, please

Thank You

Microarchitecture 101: World with no caches



Remember Latency and Bandwidth







Latency 😊

Bandwidth problems can be cured with money. Latency problems are harder because the speed of light is fixed – you can't bribe God

Let's look at the Applications (benchmarks)



Caching: 10K Feet View



How big/small?


Core



Latency: low

Area: low

Capacity: low




Latency: high


Area: high

Capacity: high


Cache with latency




Cache hierarchy with latency




Cache hierarchy with latency




Takeaway



Takeaway




Takeaway (Do not forget the word microarch.)






Accessing a cache




Bytes to blocks (lines)




Typical line size: 64 to 128 Bytes
CASPER

A bit deeper: 1024 lines each of 32B



A bit deeper: 1024 lines each of 32B




Line number (index): 10 bits

Byte offset (offset): 5 bits

CASPER


19

Direct Mapped Cache




20


Direct Mapped in Action



What if we have multiple ways?



2-way associative in action



Knobs of interest

Line size, associativity, cache size

Tradeoff: latency, complexity, energy/power


Tips: Think about the extremes:

Line size = one byte or cache size

Associativity = one or #lines

Cache size = Goal oriented: latency/bandwidth or capacity

Memory Mountain



Think about it, before you write your program:
Assignment-I is live

Into the Real World

```
sudo dmidecode -t cache cat /proc/cpuinfo getconf -a | grep CACHE lscpu
```

Wiki chip: https://en.wikichip.org/wiki/WikiChip

Perf tool: https://perf.wiki.kernel.org/index.php/Main Page

sudo perf stat -e cache-misses

