



### SCHEMATICS TABLE:


Page	Index	Page	Index
1	Cover Page	25	Reserved
2	Block Diagram	26	USB3.0 Connector/Header
3	GPIO Function/INT# Mapping	27	USB2.0 Connector/Header
4	CPU-PEG/DMI/DDI/EDP	28	Audio ALC662-VD
5	CPU-DDR4	29	Audio Jack/Header
6	CPU-MISC	30	LAN RTL8111E-VC
7	CPU-PWR	31	Reserved
8	CPU-GND	32	ECIO(IT8733E-DX)
9	DDR4-CH.A	33	FAN/Buzzer/PS2/Front Panel
10	DDR4-CH.B	34	LPT/COM/TPM
11	DDR4-VREF	35	SPI ROM
12	HDMI/DVI	36	Strap Pin
13	VGA Bridge(IT6515)	37	DDR4 Sequence
14	VGA	38	XDP
15	PCH-SPI/DMI/PCI-E/USB2.0	39	DC/DC VCC & VCC3
16	PCH-SATA3.0/HDA/SMB/MISC	40	DC/DC VCORE PWM IC
17	PCH-USB3.0/LPC	41	DC/DC VCORE DRIVER IC
18	PCH-CLK	42	DC/DC VCCGT&VSA
19	PCH-PWR	43	DC/DC VCCIO
20	PCH-GND	44	DC/DC VDIMM & DDRVTT
21	M.2 Slot (WLAN)	45	DC/DC 5VDUAL & SEQUENCE
22	PCI Bridge(IT8893)	46	DC/DC V1P0A
23	PCI Slot	47	Power Delivery
24	PCI-E X16/X1 Slot	48	Power Sequence MAP

[illegible]

15	16	17	18	19	20	21	22	23	24	25	26
Pcie #9	Pcie #10	Pcie #11	Pcie #12	Pcie #13	Pcie #14	Pcie #15	Pcie #16	Pcie #17	Pcie #18	Pcie #19	Pcie #20
SATA #0	SATA #1			SATA #0**	SATA #1**	SATA #2	SATA #3	SATA #4	SATA #5		
Gbe			Gbe	Gbe							
X4				X4				X4			
X2		X2		X2		X2		X2		X2	
Intel® RST for PCIe Storage				Intel® RST for PCIe Storage				Intel® RST for PCIe Storage			

SKU	15	16	17	18	19	20	21	22	23	24	25	26	RST for PCIe Ports
H110	PCIe/LAN	PCIe	N/A	LAN Only	SATA*/LAN	SATA*	SATA	SATA	N/A	N/A	N/A	N/A	
B150	PCIe/LAN SATA*	PCIe SATA*	PCIe	LAN	PCIe/LAN SATA*/LAN	SATA*	SATA	SATA	SATA	SATA	N/A	N/A	
Q150	PCIe/LAN SATA	PCIe SATA	PCIe	LAN	PCIe/LAN PCIe/LAN	SATA	SATA	SATA	SATA	SATA	N/A	N/A	
H170	PCIe/LAN SATA	PCIe SATA	PCIe	LAN	PCIe/LAN PCIe/LAN	PCIe/LAN PCIe/LAN	PCIe/LAN PCIe/LAN	PCIe/LAN PCIe/LAN	SATA	SATA	PCIe	PCIe	
Z170	PCIe/LAN SATA	PCIe SATA	PCIe	LAN	PCIe/LAN PCIe/LAN	PCIe/LAN PCIe/LAN	PCIe/LAN PCIe/LAN	PCIe/LAN PCIe/LAN	SATA	SATA	PCIe	PCIe	
Q170	PCIe/LAN SATA	PCIe SATA	PCIe	LAN	PCIe/LAN PCIe/LAN	PCIe/LAN PCIe/LAN	PCIe/LAN PCIe/LAN	PCIe/LAN PCIe/LAN	SATA	SATA	PCIe	PCIe	

## Skylake-S Desktop Platform



## PCH-GPIO function

Data:2014/10/02

Pin Name	Power Well	Usage	Default Status	Boot Set(BIOS Check)
GPP_A11	3VSB	PME_L	PME#	PME#
GPP_G13	VCC3	HDPANEL_DETECT	GPI	GPI
GPP_G14	VCC3	on-board TPM detect	GPI	GPI
GPP_E7	VCC3	THERMAL_SD	GPI	GPI
GPP_B3	3VSB	BT_DIS_L	GPI	GPO-->Hi
GPP_H15	3VSB	for ACER reserve	GPI	GPI
GPP_H14	3VSB	for ACER reserve	GPI	GPI
GPP_E9	3VSB	BIOS W/P Jumper	GPI	GPI
GPP_F16	3VSB	USB_EN	GPI	GPO-->Hi
GPP_F17	3VSB	LPC_PME_L	GPI	GPI
GPP_E0	VCC3	OBR	GPI	GPI
GPD11	DSW	LAN_DIS_L	LANPHYPC	LANPHYPC
GPD9	DSW	PCH_RI_L	SLP_WLAN#	GPI
GPD10	DSW	ME Disable	SLP_S5#	GPO-->Low
GPD0	DSW	RLAN_PWR_EN	BATLOW#	GPO-->Hi
GPP_F22	VCC3	PCH_GPP_F22	GPI	PCH_GPP_F22
GPP_G22	VCC3	TP_VGA	GPI	TP_VGA
GPP_B6	VCC3	CLK_REQ1_M.2_WLAN_L	GPI	CLK_REQ1_M.2_WLAN_L
GPP_B17	3VSB	M.2_DIS_L_R	GPI	M.2_DIS_L_R

## SIO-GPIO function

Data:2013/10/01


Pin Name	Power Well	Usage	Default SET
----------	------------	-------	-------------

## Interrupt mapping

Data:2014/11/10

Function	INT# port	PCle*1 port	Device
----------	-----------	-------------	--------

# INTEL LGA1151 SOCKET PLATFORM



## INTEL LGA1151 SOCKET PLATFORM








- **CFG[0]:** Stall mode, shutdown after CPU local and co-processor:
  - 0: Traps by Normal Operation;
  - 0: Stall;
  - 0: Stall;
- **CFG[1]:** Reserved combination on term.
- **CFG[2]:** PC Express® Slave x16 bus:
  - No PCI Express®;
  - 0: Normal operation;
  - 0: Lane numbers reserved;
- **CFG[3]:** Reserved combination on term.
- **CFG[4]:** PC Express®:

  - 0: Disabled;
  - 0: Disabled;



- **CFG[6:5]:** PCI Express® Bifurcation:
  - 00 = x16, 2 x 8, PCI Express®;
  - 01 = x16, 2 x 8, PCI Express®;
  - 10 = 2 x 8, PCI Express®;
  - 11 = 2 x 8, PCI Express®;
- **CFG[7]:** PCI Express®:

  - 0: Core to PCIE train
  - 0: Core to PCIE train
  - Immediate following RESET to co-processor;
  - 0: Wait for 300ns for waiting.


- **CFG[19:8]:** Reserved for configuration




*Processor Power Good*




*PECI*





## SKTOCC#



### Sequencing Circuit








CPU steel (T/U pahse)  
 PN:20-800-005911  
 SUBASSY STEEL...LGA 1155/1156P.W/BACK PLATE.....ACA-ZIF-082-P38.....LEAD-FREE (RoHS/HP).LOTES  
 (替)20-800-007611















# DIMM\_VREF\_CA



# DIMM\_VREF\_DQ





## HDMI








HDMI Connector Pin13:CEC  
沒有使用必須空接(Floating)  
避免HDCP 測試 FAIL

Test	Model	Test Statistic	Significance Level
Linearity	OLS	$F_{(1, 10)} = 0.00$	0.99
	ML	$F_{(1, 10)} = 0.00$	0.99
	ML	$F_{(1, 10)} = 0.00$	0.99
Normality	OLS	$F_{(1, 10)} = 0.00$	0.99
	ML	$F_{(1, 10)} = 0.00$	0.99
	ML	$F_{(1, 10)} = 0.00$	0.99
Homoscedasticity	OLS	$F_{(1, 10)} = 0.00$	0.99
	ML	$F_{(1, 10)} = 0.00$	0.99
	ML	$F_{(1, 10)} = 0.00$	0.99


## DVI



2. 16-400-900171 COMMON CHOKE.90 OHM.25%.SMD 0805...QTCW2012H-090-LF.300mA....LEAD-FREE(RoHS/HF).MAGIC




## Power




10,16,34,38 SMBDATA\_MAIN  
10,16,34,38 SMBCLK\_MAIN

IIC Protocol is used

RTD2168 Slave Address:  
0x64/0x65 and 0x68/0x69






LDO_EN(PIN21)	
0	1
VCCCK_V12 from External 1.2V	VCCCK_V12 from Embedded LDO




Note: When connected to non-EDID monitor,  
XO Pin Pull Down : Disable RTD2168 embedded EDID, CPU handle.  
XO Pin Pull High : Enable RTD2168 embedded EDID.

## Mode Configure Table(Power On Latch)


to set PIN22 pull low, PIN23 pull high for Rom mode.












**VGA**

Level shifter,default 0 ohm







If build in Internal DVI Con,  
that can use the circuit to protect reverse voltage together.






Sam 091415  
Change to SW ME disable, and run-stuff HW ME disable jumper for MP stage


















# INTEL LGA1151 SOKET M.2 SSD DISK



M.2 (NGFF)



0:BT DEVICE DISABLE  
1:NO KILL




SO	ATX_PWRGD	+V3P3_WLAN
S3/S4/S5	1	+VCC3
	0	+3VSB



BOSS1  
BOSS2\_H1.45

Key	Power Rail	Voltage Tolerance	Current Consumption Limit	
			Peak mA Max Avg @ 100 $\mu$ s	Normal mA Max Avg @ 1 s
E	3.3 V	$\pm 5\%$	2000	



Elitegroup Computer Systems			
Title	M.2 Slot		
Size	Custom	Document Number	H11H4-AM
Date	Tuesday, December 01, 2015	Sheet	21 of 48
Rev	V1.1		











PCI-E X1 SLOT1


















one slot support dual lan card, reserve

[illegible]



 <b>Elitegroup Computer Systems</b>			
Title PCI-E X16/X1			
Size	Document Number		Rev
Custom	H11H4-AM		V1.
Date:	Tuesday, December 01, 2015	Sheet	24 of 48

INTEL SKYLAKE PALTFORM MURAT IRKAN 2022






		
Title Reserved		
Size Custom	Document Number H11H4-AM	Rev V1.1
Date: Tuesday, December 01, 2015	Sheet 25	of 48









Elitegroup Computer Systems			
Title			
USB3.0 Connector/Slot			
Size			
Custom	Document Number	H11H4-AM	Rev
			V1.1
Date:			
Tuesday, December 01, 2015	Sheet	28	of 48



uP7536 Enable use	RJ?	RJ?	S4/S5 USB_5V_DUAL	Customer
VDIMM	0ohm (1-2)	NA	0 Volt	Acer S4 w/o S5 w/ USB_5VDUAL
5VSB	0ohm (2-3)	NA	5 Volt	
* GPIO	NA	0 ohm	S4 : 0 Volt S5 : 5 Volt	









6,16,25,32,37,46 SLP\_S3\_L >> SLP\_S3\_L




## USB2.0 header

## USB2.0 connector




Elitegroup Computer Systems			
Title USB2.0 Connector/Header			
Size Custom	Document Number H11H4-AM	Rev V1.1	
Date: Tuesday, December 01, 2015	Sheet 27	of 48	










 Elitegroup Computer Systems			
Title Reserved			
Size Custom	Document Number H11H4-AM		Rev V1.1
Date: Tuesday, December 01, 2015	Sheet 31	of 48	








15,36,38 SPI\_MOSI >> SPI\_MOSI R474 2 1 0-04 SPI\_MOSIO  
15,36 SPI\_MISO >> SPI\_MISO R451 2 1 0-04 SPI\_MISO0

15 SPI\_CLK >> SPI\_CLK R455 2 1 0-04 SPI\_CLK0


15 SPI\_CS\_L0 >> SPI\_CS\_L0 R465 2 1 0-04 ROM\_CS\_L0

Sam 0914'15  
In MP stage, remove SPI debug header

SPI\_MOSIO 1 2  
SPI\_MISO0 C419 2 12P-04  
ROM\_CS\_L0 C414 2 12P-04  
C420 2 12P-04




+SPI\_3P3V  
SPI\_IO3\_0 R462 2 1 1K-04  
SPI\_IO2\_0 R472 2 1 0-04 SPI\_WP




A3 stuff BAT54C for debug and reserve 0 ohm  
A4 0 ohm change to SH

## SPI ROM



## BIOS WP


MODE	WP
BIOS WP	1-2
* NORMAL	2-3




	Ra	Rb	Rc	Rd	Re
A3~A5	O	O	O	O	X
MP	X	X	X	X	O

Title		
SPI ROM		
Size	Document Number	Rev
B	H11H4-AM	V1.1
Date:	Tuesday, December 01, 2015	Sheet 35 of 48







BOOT SELECT STRAP  
IF SAMPLED HIGH, LPC IS SELECTED ELSE SPI  
PCH HAS INTERNAL WEAK PD




Top Swap Override  
The signal has a weak internal pull-down.  
0 = Disable "Top Swap" mode. (Default)  
1 = Enable "Top Swap" mode.




NO REBOOT IF SAMPLED HIGH  
PCH HAS INTERNAL WEAK PD



ESPI FLASH SHARING MODE  
PCH HAS INTERNAL WEAK PD  
0: MASTER ATTACHED FLASH SHARING  
1:SLAVE ATTACHEHD FLASH SHARING




DFX TEST MODE  
XTAL INPUT IS SINGLE ENDED IF SAMPLED LOW ELSE DIFFERENTIAL




ESPI/LPC SELECT STRAP  
IF SAMPLED HIGH, ESPI IS SELECTED ELSE LPC  
PCH HAS INTERNAL WEAK PD



BOOT HALT ENABLED IF LOW  
PCH HAS INTERNAL WEAK PU



JTAG ODT IS DISABLED IF LOW  
PCH HAS INTERNAL WEAK PU




CONSENT STRAP IS ENABLED IF LOW  
PCH HAS INTERNAL WEAK PU



V1.0 Depop Pull down for QS  
2015/6/8

PESONALITY STRAP IS ENABLED IF LOW  
PCH HAS INTERNAL WEAK PU  
(P.S. Pull down for pre ES1/ES1/ES2 only)




TLS CONFIDENTIALITY ENABLED  
IF SAMPLED HIGH(DEFAULT)  
PCH HAS INTERNAL WEAK PD




EXI BOOT STALL BYPASS IS ENABLED IF SAMPLED HIGH  
PCH HAS INTERNAL WEAK PD


Title Strap Pin		
Size B	Document Number H11H4-AM	Rev V1.1
Date: Tuesday, December 01, 2015	Sheet 36 of 48	











File			
DC/DC Vcore DRIVER IC			
Size	Document Number	Rev	
Custom	H11H4-AM	V1.1	
Date:	Tuesday, December 01, 2015	Sheet	41 of 48

+V<sub>CORE\_GT</sub> :  
TDC/I<sub>max</sub> : 37A/51A  
OCP : 71.4A

Close VR Side

+V<sub>SA</sub> : 1.05V  
I<sub>max</sub> : 11.1A  
OCP : 14A

Close VR Side

V<sub>CCIO</sub>, V<sub>CCSA</sub> must ramp after V<sub>ccST</sub> and V<sub>DDQ</sub> have completed their ramps


Elitegroup Computer Systems			
Title: USB Charge (TP52548)/USB Dis			
Size	Document Number	H11944-AM	Rev
Custom			V1.1
Date	Tuesday, December 01, 2015	Sheet	42 of 48






VDIMM Table 1—EN1/EN2 Control

State	EN1	EN2	VDDQ	VTTREF	VTT
S0	High	High	ON	ON	ON
S3	Low	High	ON	ON	OFF(High-Z)
S4/S5	Low	Low	OFF	OFF	OFF
Others	High	Low	OFF	OFF	OFF




## V2P5U


EN pin please used  
3.3V or 5V for enable  
control voltage




PCH & VCCST PWROK




SYS\_PWROK SURPRISE POWER DOWN TRIGGERED BY PWRGD\_PS



## EuP Lot6 Power Saving Circuit



## 5VDUAL




Power Name	Current
PCH	109mA
LAN RTL8111E-VL	165mA
SIO IT872EX	6mA
EPW Non-AMT	0mA
SPI Non-AMT	0mA
PCI-E 4 Slots	0.375 X 4 = 1.5A
MINI PCI-E 1 Slots	2.2A
Total Current	0.28 + 3.7 = 3.98A

# V1P0A

$$I_{LOAD\_OC} = \frac{V_{CS\_OC}}{8 \times R_{DS(ON)}} + \frac{I_{RIPPLE}}{2}$$

$$= \frac{V_{CS\_OC}}{8 \times R_{DS(ON)}} + \frac{1}{2 \times L \times f} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$



Title			V1P0A
Size	Custom	Document Number	H11H4-AM
Date:	Tuesday, December 01, 2015	Sheet	46 of 48
		Rev	V1.1

ATX Single P/S			
5VSB	12V	-12V	
+/-5%	+/-5%	+/-5%	

ATX4P	
12V	
+/-5%	

Switching	
ISL95855	

Switching	
APW8727L	

Intel SkyLake CPU		
VCORE	SVID	79A(65W)
VCC_GT	SVID	51A
VCC_SA	0.95V	11.1A
VCCIO	0.95V	5.5A
VDIMM	1.2V	2.8A

DDR4 DIMM 2133MHz (2)

VDIMM		
1.2V	1.36A	

Intel SKT-PCH (Q170/B150)		
VCCPRIM_1p0	1V	6.15A
VCCCLK1	1V	0.035A
VCCCLK2	1V	0.204A
VCCCLK3	1V	0.058A
VCCCLK4	1V	0.036A
VCCCLK5	1V	0.008A
VCCMPHY_1p0	1V	4.09A
VCCHDAPLL_1p0	1V	0.008A
VCCMPHYPLL_1p0	1V	0.025A
VCCPCIE3PLL_1p0	1V	0.037A
VCCUSB2PLL_1p0	1V	0.013A
VCCPGPPA	3.3V	0.088A
VCCPGPPBCH	3.3V	0.273A
VCCPGPPD	3.3V	0.106A
VCCPGPPEF	3.3V	0.141A
VCCPGPPG	3.3V	0.132A
VCCSPI	3.3V	0.013A
VCCATS	3.3V	0.007A
VCCDA	3.3V	0.075A
VCCPRIM_3p3	3.3V	0.370A
VCCDSW_3p3	3.3V	0.502A
VCCRTCPRIM_3p3	3.3V	0.001A
VCCRTC	3.0V	0.001A

2.06A for Deep Sx

SATA power per		
12V	1.2A	
5V	1.6A	

Total 2 connector

Switching	
APW8727L	

$$I_{in} = ((I_{out} * V_{out}) / 0.8) / V_{in}$$

LDO	
V_3P3_LAN	177mA

LAN		
VDD3P3	3.3V	177mA
VDD10	1V	300mA

FAN		
CPU_FAN	+12V	1A
SYS_FAN	+12V	1A

VGA	
5V	0.5A

1A

SIO IT8733			
3VSB	3.3V	TBD	
VCC3	3.3V	TBD	
Battery 3.3V	3.3V	TBD	

AUDIO ALC662-VD			
DVDD 3.3V	3.3V	11mA	
AVDD	5V	42mA	
Internal LDO			



Title			
Power Delivery			
Size	Document Number	Rev	
Custom	H11H4-AM	V1.1	
Date:	Tuesday, December 01, 2015	Sheet	47 of 48

