


# ArmSoM-Sige5 Block Diagram



MURAT IRKAN SISTEM KONTROL-1

11/30/2024 06:43 AM



# RK3576\_S (Power)

# RK3576\_T/U/V (GND)



## Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package





RK3576\_A (DDRRPHY)

LPDDR4 Signal

U1000A				
LPDDR4		LPDDR4X	LPDDR5	LPDDR4
LPDDR4X			LPDDR4	LPDDR4X
LPDDR4_DQ0_A	W1	LP4_DQ0_A	LP4X_DQ0_A	LP5_DQ0_A
LPDDR4_DQ1_A	1P1	LP4_DQ1_A	LP4X_DQ1_A	LP5_DQ1_A
LPDDR4_DQ2_A	1P1	LP4_DQ2_A	LP4X_DQ2_A	LP5_DQ2_A
LPDDR4_DQ3_A	U1	LP4_DQ3_A	LP4X_DQ3_A	LP5_DQ3_A
LPDDR4_DQ4_A	1V3	LP4_DQ4_A	LP4X_DQ4_A	LP5_DQ4_A
LPDDR4_DQ5_A	1W4	LP4_DQ5_A	LP4X_DQ5_A	LP5_DQ5_A
LPDDR4_DQ6_A	AC1	LP4_DQ6_A	LP4X_DQ6_A	LP5_DQ6_A
LPDDR4_DQ7_A	AB1	LP4_DQ7_A	LP4X_DQ7_A	LP5_DQ7_A
LPDDR4_DM0_A	1V1	LP4_DM0_A	LP4X_DM0_A	LP5_DM0_A
LPDDR4_DQS0P_A	1U1	LP4_DQS0P_A	LP4X_DQS0P_A	LP5_DQS0P_A
LPDDR4_DQS0N_A	Y1	LP4_DQS0N_A	LP4X_DQS0N_A	LP5_DQS0N_A
	1V5	--	--	LP5_WCK0P_A
	1V4	--	--	LP5_WCK0N_A
LPDDR4_DQ8_A	AF1	LP4_DQ8_A	LP4X_DQ8_A	LP5_DQ8_A
LPDDR4_DQ9_A	1AB1	LP4_DQ9_A	LP4X_DQ9_A	LP5_DQ9_A
LPDDR4_DQ10_A	1AD1	LP4_DQ10_A	LP4X_DQ10_A	LP5_DQ10_A
LPDDR4_DQ11_A	AH1	LP4_DQ11_A	LP4X_DQ11_A	LP5_DQ11_A
LPDDR4_DQ12_A	1Y1	LP4_DQ12_A	LP4X_DQ12_A	LP5_DQ12_A
LPDDR4_DQ13_A	1W2	LP4_DQ13_A	LP4X_DQ13_A	LP5_DQ13_A
LPDDR4_DQ14_A	1AA3	LP4_DQ14_A	LP4X_DQ14_A	LP5_DQ14_A
LPDDR4_DQ15_A	1AA1	LP4_DQ15_A	LP4X_DQ15_A	LP5_DQ15_A
LPDDR4_DM1_A	AH1	LP4_DM1_A	LP4X_DM1_A	LP5_DM1_A
LPDDR4_DQS1P_A	1AB4	LP4_DQS1P_A	LP4X_DQS1P_A	LP5_DQS1P_A
LPDDR4_DQS1N_A	1AB3	LP4_DQS1N_A	LP4X_DQS1N_A	LP5_DQS1N_A
	1AA6	--	--	LP5_WCK1P_A
	1AA5	--	--	LP5_WCK1N_A
LPDDR4_A0_A	T1	LP4_A0_A	LP4X_A0_A	LP5_A0_A
LPDDR4_A1_A	1N1	LP4_A1_A	LP4X_A1_A	LP5_A1_A
LPDDR4_A2_A	1R3	LP4_A2_A	LP4X_A2_A	LP5_A2_A
LPDDR4_A3_A	1R2	LP4_A3_A	LP4X_A3_A	LP5_A3_A
LPDDR4_A4_A	1M5	LP4_A4_A	LP4X_A4_A	LP5_A4_A
LPDDR4_A5_A	1P5	LP4_A5_A	LP4X_A5_A	LP5_A5_A
	1R5	--	--	LP5_A6_A
LPDDR4_CLKP_A	1E1	LP4_CLKP_A	LP4X_CLKP_A	LP5_CLKP_A
LPDDR4_CLKN_A	B1	LP4_CLKN_A	LP4X_CLKN_A	LP5_CLKN_A
LPDDR4_CSNO_A	1R4	LP4_CSNO_A	LP4X_CSNO_A	--
LPDDR4_CSNI_A	1R4	LP4_CSNI_A	LP4X_CSNI_A	--
LPDDR4_CKE0_A	1N3	LP4_CKE0_A	LP4X_CKE0_A	LP5_CSNO_A
LPDDR4_CKE1_A	1N5	LP4_CKE1_A	LP4X_CKE1_A	LP5_CSNI_A

LPDDR4_DQ0_A	[14]
LPDDR4_DQ1_A	[14]
LPDDR4_DQ2_A	[14]
LPDDR4_DQ3_A	[14]
LPDDR4_DQ4_A	[14]
LPDDR4_DQ5_A	[14]
LPDDR4_DQ6_A	[14]
LPDDR4_DQ7_A	[14]
LPDDR4_DQS0P_A	[14]
LPDDR4_DQS0N_A	[14]
LPDDR4_DM0_A	[14]
LPDDR4_DQ8_A	[14]
LPDDR4_DQ9_A	[14]
LPDDR4_DQ10_A	[14]
LPDDR4_DQ11_A	[14]
LPDDR4_DQ12_A	[14]
LPDDR4_DQ13_A	[14]
LPDDR4_DQ14_A	[14]
LPDDR4_DQ15_A	[14]
LPDDR4_DQS1P_A	[14]
LPDDR4_DQS1N_A	[14]
LPDDR4_DM1_A	[14]
LPDDR4_A0_A	[14]
LPDDR4_A1_A	[14]
LPDDR4_A2_A	[14]
LPDDR4_A3_A	[14]
LPDDR4_A4_A	[14]
LPDDR4_A5_A	[14]
LPDDR4_CLKP_A	[14]
LPDDR4_CLKN_A	[14]
LPDDR4_DQ0_B	[14]
LPDDR4_DQ1_B	[14]
LPDDR4_DQ2_B	[14]
LPDDR4_DQ3_B	[14]
LPDDR4_DQ4_B	[14]
LPDDR4_DQ5_B	[14]
LPDDR4_DQ6_B	[14]
LPDDR4_DQ7_B	[14]
LPDDR4_DQS0P_B	[14]
LPDDR4_DQS0N_B	[14]

UFS2.1

PWM-G1/G2/G3/G4

HS-G1/G2/G3

UFS\_TX\_D0P

UFS\_TX\_D0N

UFS\_TX\_D1P

UFS\_TX\_D1N

UFS\_RX\_D0P

UFS\_RX\_D0N

UFS\_RX\_D1P

UFS\_RX\_D1N

UFS\_TX\_RXM1

UFS\_AVDD0V85

UFS\_AVDD1V8

1A06

1A06

1A04

1A05

AK8

AL7

AK7

AL6

2R2

8.2K-14

R0201

2N2

C1302

C1303

1uF/10V

C0201

2F2

C1305

C1306

1uF/10V


C0201

VDDA\_0V85\_S0

VCCA\_1V8\_S0

RK3576


BGA698\_16R1X17R2X1R18

[illegible]

VCCIO1 Domain															
Operating Voltage=1.8V/3.3V															
PWM2 CH2 M0	CAN0 RX M0	SP10 MOSI M1	I2C8 SCL M0	UART7 RX M2	UART0 RX M1	--	--	DSM AUD LP M0	FSPI1 D0 M0	SDMMC0 D0	GPIO2 A0 d	B24	>>>SDMMC0_D0	[20]	
PWM2 CH3 M0	CAN0 TX M0	SP10 MISO M1	I2C8 SDA M0	UART7 TX M2	UART0 TX M1	--	SALT_MCLK M3	DSM AUD LN M0	FSPI1 D1 M0	SDMMC0 D1	GPIO2 A1 d	B25	>>>SDMMC0_D1	[20]	
PWM2 CH4 M0	CAN1 RX M0	SP10 CSN1 M1	--	UART5 RTSN M2	JTAG_TCK M0	--	SALT_LRCK M3	DSM AUD RP M0	FSPI1 D2 M0	SDMMC0 D2	GPIO2 A2 d	A23	>>>SDMMC0_D2	[20]	
I3C1 SCL M1	CAN1 TX M0	--	--	UART5 CTSN M2	JTAG_TMS M0	--	SALT_SDI M3	DSM AUD RN M0	FSPI1 D3 M0	SDMMC0 D3	GPIO2 A3 d	B23	>>>SDMMC0_D3	[20]	
I3C1 SDA M1	--	SP10 CSN0 M1	I2C5 SDA M0	--	--	--	SALT_DQ0 M3	FSPI1 CSN M0	SDMMC0 CSN	GPIO2 A4 d	IA21	>>>SDMMC0_CMD	[20]		
I3C1 SDA PU M1	--	SP10 CLM M1	I2C5 SCL M0	UART5 TX M2	UART5 CLK M0	SALT_SCLK M3	--	FSPI1 CLK M0	SDMMC0 CLK	GPIO2 A5 d	IB21	>>>SDMMC0_CLK	[20]		

RK3576  
 BGA698 16R1W162X1R18

VCCIO1\_VCC 2A8  
 VCCIO1\_SD\_S0 C1309 100nF/10V C0201

 <b>armsom</b> <a href="https://armsom.org/">https://armsom.org/</a>					
<b>Project:</b>	<b>ArmSoM-Sig5</b>				
<b>File:</b>	<b>RK3576-eMMC/UFS/SD</b>				
<b>Date:</b>	<b>Wednesday, May 22, 2024</b>				
<b>Designed by:</b>	<table border="1"> <tr> <td><b>Rev:</b></td> <td><b>V1.1</b></td> </tr> <tr> <td><b>Sheet:</b></td> <td><b>5 of 25</b></td> </tr> </table>	<b>Rev:</b>	<b>V1.1</b>	<b>Sheet:</b>	<b>5 of 25</b>
<b>Rev:</b>	<b>V1.1</b>				
<b>Sheet:</b>	<b>5 of 25</b>				

# RK3576 L (USB3/DP)

U1000L  
USB3 OTG0/DP1.4 Alt  
USB:USB3.2 Gen1x1 OTG0  
DP :RBR/HBR/HBR2/HBR3

-- | DP\_TX\_AUXP [22]  
-- | DP\_TX\_AUXN [22]  
USB3\_OTG0\_SSRX1P | DP\_TX\_D0P [22]  
USB3\_OTG0\_SSRX1N | DP\_TX\_D0N [22]  
USB3\_OTG0\_SSTX1P | DP\_TX\_D1P [22]  
USB3\_OTG0\_SSTX1N | DP\_TX\_D1N [22]  
USB3\_OTG0\_SSRX2P | DP\_TX\_D2P [22]  
USB3\_OTG0\_SSRX2N | DP\_TX\_D2N [22]  
USB3\_OTG0\_SSTX2P | DP\_TX\_D3P [22]  
USB3\_OTG0\_SSTX2N | DP\_TX\_D3N [22]

USB3\_OTG0\_REXT | DP\_TX\_REXT

USB3\_OTG0\_DP\_TX\_AVDD0V85  
USB3\_OTG0\_DP\_TX\_DVDD0V85

USB3\_OTG0\_DP\_TX\_AVDD1V8

RK3576  
BGA698 16R1X17R2X1R18

U1000M

USB2 OTG0  
OTG/HOST/DEVICE  
HS/FS/LS Download Port

USB2\_OTG0\_DP [22]  
USB2\_OTG0\_DM [22]

USB2\_OTG0\_ID

USB2\_OTG0\_VBUSDET [22]

USB2\_OTG0\_REXT

USB2 OTG1  
OTG/HOST/DEVICE  
HS/FS/LS

USB2\_OTG1\_DP [22]  
USB2\_OTG1\_DM [22]

USB2\_OTG1\_ID

USB2\_OTG1\_VBUSDET [22]

USB2\_OTG1\_REXT

USB2\_OTG1\_DVDD0V75

USB2\_OTG1\_AVDD1V8

USB2\_OTG1\_AVDD3V3

RK3576  
BGA698\_16R1X17R2X1R18

Support:  
Type-C With Displayport Alternate Mode

2T2 >>> DP\_TX\_AUXP [22]  
2T3 >>> DP\_TX\_AUXN [22]  
AK10 >>> USB3\_OTG0\_SSRX1P/DP\_TX\_D0P [22]  
AL10 >>> USB3\_OTG0\_SSRX1N/DP\_TX\_D0N [22]  
AK11 >>> USB3\_OTG0\_SSTX1P/DP\_TX\_D1P [22]  
AK11 >>> USB3\_OTG0\_SSTX1N/DP\_TX\_D1N [22]  
AK12 >>> USB3\_OTG0\_SSRX2P/DP\_TX\_D2P [22]  
AL12 >>> USB3\_OTG0\_SSRX2N/DP\_TX\_D2N [22]  
AK13 >>> USB3\_OTG0\_SSTX2P/DP\_TX\_D3P [22]  
AK13 >>> USB3\_OTG0\_SSTX2N/DP\_TX\_D3N [22]

2T7 USB3\_OTG0\_DP\_TX\_REXT R1400 8.2K-1% R0201

2M5 C1400 1uF/10V C0201  
2N5 NC/1uF/10V C0201

2N4 C1402 1uF/10V C0201  
C1403 NC/1uF/10V C0201

## Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

AK9 >>> USB2\_OTG0\_DP [22]  
AL9 >>> USB2\_OTG0\_DM [22]

2R6 USB2\_OTG0\_IDNote: There is an internal pull-up resistor connected to 1.8V TP18

2P3 >>> USB2\_OTG0\_VBUSDET [22]

2R3 USB2\_OTG0\_REXT R1401 200R-1% R0201

2T4 >>> USB2\_HOST1\_DP [22]  
2T5 >>> USB2\_HOST1\_DM [22]

2T9 USB2\_OTG1\_ID TP19

2T10 USB2\_OTG1\_VBUSDET TP\_OR7

2U8 USB2\_OTG1\_REXT R1402 200R-1% R0201


2P5 C1405 100nF/10V C0201

2P4 C1406 100nF/10V C0201  
C1407 NC/1uF/10V C0201

2P7 C1408 100nF/10V C0201

The USB2\_OTG1 function cannot be used, if the PCIe1 or SATA1 function of Combo PHY1 is selected

VCC\_3V3\_S0


<https://armsom.org/>

Project:		ArmSom-Sig5	
File:		RK3576-TypeC/USB	
Date:	Wednesday, May 22, 2024	Rev:	V1.1
Designed by:	Park	Reviewed by:	<Checker>
Sheet:		6 of 25	

## RK3576\_O (MIPI DCPHY)

U10000

## MIPI DCPHY DSI TX


D-PHY:V2.0 4.5Gbps/Lane  
C-PHY:V1.1 5.7Gbps/Trio

MIPI_DPHY_DSI_TX_D0N	MIPI_CPHY_DSI_TX_TRIO0_A	AK15	MIPI_DPHY_DSI_TX_D0N	[21]
MIPI_DPHY_DSI_TX_D0P	MIPI_CPHY_DSI_TX_TRIO0_B	AL15	MIPI_DPHY_DSI_TX_D0P	[21]
MIPI_DPHY_DSI_TX_D1N	MIPI_CPHY_DSI_TX_TRIO1_A	AK16	MIPI_DPHY_DSI_TX_D1N	[21]
MIPI_DPHY_DSI_TX_D1P	MIPI_CPHY_DSI_TX_TRIO1_B	AL16	MIPI_DPHY_DSI_TX_D1P	[21]
MIPI_DPHY_DSI_TX_CLKN	MIPI_CPHY_DSI_TX_TRIO1_C	AK17	MIPI_DPHY_DSI_TX_CLKN	[21]
MIPI_DPHY_DSI_TX_CLKP	MIPI_CPHY_DSI_TX_TRIO1_C	AL17	MIPI_DPHY_DSI_TX_CLKP	[21]
MIPI_DPHY_DSI_TX_D2N	MIPI_CPHY_DSI_TX_TRIO2_A	AK18	MIPI_DPHY_DSI_TX_D2N	[21]
MIPI_DPHY_DSI_TX_D2P	MIPI_CPHY_DSI_TX_TRIO2_B	AL18	MIPI_DPHY_DSI_TX_D2P	[21]
MIPI_DPHY_DSI_TX_D3N	MIPI_CPHY_DSI_TX_TRIO2_C	AK19	MIPI_DPHY_DSI_TX_D3N	[21]
MIPI_DPHY_DSI_TX_D3P	NO_USE	AL19	MIPI_DPHY_DSI_TX_D3P	[21]

## MIPI DCPHY CSI RX

D-PHY:V2.0 4.5Gbps/Lane  
C-PHY:V1.1 5.7Gbps/Trio

MIPI_DPHY_CSI0_RX_D0N	MIPI_CPHY_CSI_RX_TRIO0_A	AK20	MIPI_DPHY_CSI0_RX_D0N	[21]
MIPI_DPHY_CSI0_RX_D0P	MIPI_CPHY_CSI_RX_TRIO0_B	AL20	MIPI_DPHY_CSI0_RX_D0P	[21]
MIPI_DPHY_CSI0_RX_D1N	MIPI_CPHY_CSI_RX_TRIO0_C	AK21	MIPI_DPHY_CSI0_RX_D1N	[21]
MIPI_DPHY_CSI0_RX_D1P	MIPI_CPHY_CSI_RX_TRIO1_A	AL21	MIPI_DPHY_CSI0_RX_D1P	[21]
MIPI_DPHY_CSI0_RX_CLKN	MIPI_CPHY_CSI_RX_TRIO1_B	AK22	MIPI_DPHY_CSI0_RX_CLKN	[21]
MIPI_DPHY_CSI0_RX_CLKP	MIPI_CPHY_CSI_RX_TRIO1_C	AL22	MIPI_DPHY_CSI0_RX_CLKP	[21]
MIPI_DPHY_CSI0_RX_D2N	MIPI_CPHY_CSI_RX_TRIO2_A	AK23	MIPI_DPHY_CSI0_RX_D2N	[21]
MIPI_DPHY_CSI0_RX_D2P	MIPI_CPHY_CSI_RX_TRIO2_B	AL23	MIPI_DPHY_CSI0_RX_D2P	[21]
MIPI_DPHY_CSI0_RX_D3N	MIPI_CPHY_CSI_RX_TRIO2_C	AK24	MIPI_DPHY_CSI0_RX_D3N	[21]
MIPI_DPHY_CSI0_RX_D3P	NO_USE	AL24	MIPI_DPHY_CSI0_RX_D3P	[21]



## Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

## RK3576\_P (MIPI DPHY CSI RX)

U1000P

## MIPI DPHY CSI1/2 RX

MIPI V1.2/2.5Gbps

MIPI_DPHY_CSI1_RX_D0N	AE28	MIPI_DPHY_CSI1_RX_D0N	[21]
MIPI_DPHY_CSI1_RX_D0P	AE29	MIPI_DPHY_CSI1_RX_D0P	[21]
MIPI_DPHY_CSI1_RX_D1N	AF28	MIPI_DPHY_CSI1_RX_D1N	[21]
MIPI_DPHY_CSI1_RX_D1P	AF29	MIPI_DPHY_CSI1_RX_D1P	[21]
MIPI_DPHY_CSI1_RX_CLKN	1AC23	MIPI_DPHY_CSI1_RX_CLKN	[21]
MIPI_DPHY_CSI1_RX_CLKP	1AC22	MIPI_DPHY_CSI1_RX_CLKP	[21]
MIPI_DPHY_CSI1_RX_D2N	AG28	MIPI_DPHY_CSI1_RX_D2N/CSI2_RX_D0N	[21]
MIPI_DPHY_CSI1_RX_D2P	AG29	MIPI_DPHY_CSI1_RX_D2P/CSI2_RX_D0P	[21]
MIPI_DPHY_CSI1_RX_D3N	AH28	MIPI_DPHY_CSI1_RX_D3N/CSI2_RX_D1N	[21]
MIPI_DPHY_CSI1_RX_D3P	AH29	MIPI_DPHY_CSI1_RX_D3P/CSI2_RX_D1P	[21]
MIPI_DPHY_CSI2_RX_CLKN	1AD22	MIPI_DPHY_CSI2_RX_CLKN	[21]
MIPI_DPHY_CSI2_RX_CLKP	1AD21	MIPI_DPHY_CSI2_RX_CLKP	[21]

MIPI\_DPHY\_CSI1/2\_RX\_AVDD0V75

MIPI\_DPHY\_CSI1/2\_RX\_AVDD1V8

## MIPI DPHY CSI3/4 RX

MIPI V1.2/2.5Gbps

MIPI_DPHY_CSI3_RX_D0N	H29	MIPI_DPHY_CSI3_RX_D0N	[21]
MIPI_DPHY_CSI3_RX_D0P	H28	MIPI_DPHY_CSI3_RX_D0P	[21]
MIPI_DPHY_CSI3_RX_D1N	J29	MIPI_DPHY_CSI3_RX_D1N	[21]
MIPI_DPHY_CSI3_RX_D1P	J28	MIPI_DPHY_CSI3_RX_D1P	[21]
MIPI_DPHY_CSI3_RX_CLKN	1H23	MIPI_DPHY_CSI3_RX_CLKN	[21]
MIPI_DPHY_CSI3_RX_CLKP	1H22	MIPI_DPHY_CSI3_RX_CLKP	[21]
MIPI_DPHY_CSI3_RX_D2N	K29	MIPI_DPHY_CSI3_RX_D2N/CSI4_RX_D0N	[21]
MIPI_DPHY_CSI3_RX_D2P	K28	MIPI_DPHY_CSI3_RX_D2P/CSI4_RX_D0P	[21]
MIPI_DPHY_CSI3_RX_D3N	L29	MIPI_DPHY_CSI3_RX_D3N/CSI4_RX_D1N	[21]
MIPI_DPHY_CSI3_RX_D3P	L28	MIPI_DPHY_CSI3_RX_D3P/CSI4_RX_D1P	[21]
MIPI_DPHY_CSI4_RX_CLKN	1K23	MIPI_DPHY_CSI4_RX_CLKN	[21]
MIPI_DPHY_CSI4_RX_CLKP	1K22	MIPI_DPHY_CSI4_RX_CLKP	[21]

MIPI\_DPHY\_CSI3/4\_RX\_AVDD0V75

MIPI\_DPHY\_CSI3/4\_RX\_AVDD1V8

RK3576  
BGA698\_16R1X17R2X1R18


## Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package




# RK3576\_Q (HDMI/eDP)

Note:  
HDMI 2.1 supports up to 4Kx2K@120Hz  
U1000




## Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

 <b>armsom</b>		<a href="https://armsom.org/">https://armsom.org/</a>	
<b>Project:</b>	<b>ArmSoM-Sig5</b>		
<b>File:</b>	<b>RK3576-MIPI DSI/CSI</b>		
<b>Date:</b>	Wednesday, May 22, 2024		<b>Rev:</b> V1.1
<b>Designed by:</b>	Park	<b>Reviewed by:</b> <Checker>	<b>Sheet:</b> 8 of 25




# RK3576\_N (PCIe/SATA/USB3)




## Note:


Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

 <b>armsom</b>		<a href="https://armsom.org/">https://armsom.org/</a>	
<b>Project:</b>	<b>ArmSoM-Sige5</b>		
<b>File:</b>	<b>RK3576-PCIe/SATA/USB3</b>		
<b>Date:</b>	Tuesday, May 21, 2024		<b>Rev:</b> V1.1
<b>Designed by:</b>	Park	<b>Reviewed by:</b> <Checker>	<b>Sheet:</b> 9 of 25


**RK3576 F (VCCIO2)**




**RK3576 G (VCCIO3)**




# RK3576 J (VCCI06)



**RK3576 H (VCCI04)**



# RK3576 I (VCCI05)





```
[3] T2C1_STA_M0_RES0<<
[3] T2C1_SCL_M0_RES0<<





[3] PMIC_FWR_CTRL3<<
[3] PMIC_FWR_CTRL3<<

[3] PMIC_INT_1<<

[3,23] RESET_1<<

[13] PMIC_EXT_EN_OUT<<

[23] PWRON_1>>
```





**IF TVS UNMOUNTED,  
ESD OR SURGE SHOULD BE  
DAMAGE THE PMIC!!!**

This device must be mounted. Replacing TVS mode is not recommended, if must, please choose the same specifications


Operating Supply Voltage : 1.9V(1.25~2.0V)  
Peak Pulse Current : >10A (typ) / 200A  
Surge Clamping Voltage : <6.5V

**DO NOT DELETE IT!!**

```
Note:
I2C Mode:CS(pin18) connected to VCCA(pin21);
SPI Mode(Def):CS(pin18) floating or connected to GND
```



VCC\_2V0 PLDO\_S3 U2300B



Default:1.8V

Default:1.8V

Default:1.2V

Default:3.0V

Default:3.3V

Default:0.75V

Default:0.85V; Low frequency:0.85V-->0.75V

Default:0.75V


Default:0.85V

Default:0.75V


**Note:**  
The RK806 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics.  
If other interface functions are to be added to the reference schematics, the RK806 LDO distribution needs to be re evaluated, otherwise the added functions will exceed the maximum current provided by the LDO.



## VCC\_2V0\_PLDO\_S3




## VCC\_1V1\_NLDO\_S3




## VCCIO\_1V8\_S0

Note: Need quick output discharge




## VCC\_3V3\_S0

Note: Need quick output discharge




## RTC





## VDD\_LOGIC\_MEM EXT (Option for test)



 <b>armsom</b>		<a href="https://armsom.org/">https://armsom.org/</a>	
<b>Project:</b>	<b>ArmSoM-Sig5</b>		
<b>File:</b>	<b>DRAM-LPDDR4X_1X32bit_200P</b>		
<b>Date:</b>	<b>Wednesday, May 22, 2024</b>		<b>Rev: V1.1</b>
<b>Designed by:</b>	<b>Park</b>	<b>Reviewed by: &lt;Checker&gt;</b>	<b>Sheet: 14 of 25</b>

# eMMC FLASH





# ArmSoM

<https://armsom.org/>

<b>Project:</b>	<b>ArmSoM-Sig5</b>
<b>File:</b>	<b>Flash-eMMC</b>
<b>Date:</b>	Wednesday, May 22, 2024
<b>Rev:</b>	V1.1
<b>Designed by:</b>	Park
<b>Reviewed by:</b>	<Checker>
<b>Sheet:</b>	15 of 25

## UFS Flash

UFS\_TX\_D0P  
UFS\_TX\_D0N  
UFS\_TX\_D1P  
UFS\_TX\_D1N  
UFS\_RX\_D0P  
UFS\_RX\_D0N  
UFS\_RX\_D1P  
UFS\_RX\_D1N  
(3) UFS\_RSTn  
UFS\_REFCLK



UFS\_RX\_D0P Diff 100 Ohm ± 10% K2  
UFS\_RX\_D0N K1  
UFS\_TX\_D1P Diff 100 Ohm ± 10% M2  
UFS\_TX\_D1N M1  
UFS\_TX\_D0P Diff 100 Ohm ± 10% F1  
UFS\_TX\_D0N F2  
UFS\_TX\_D1P Diff 100 Ohm ± 10% D1  
UFS\_TX\_D1N D2  
UFS\_REFCLK H1  
UFS\_RSTn H2

### Note:

These caps should be placed close to the pin of UFS device

### Note:

The capacitance value of these capacitors depends on the selected UFS device



### Note:

For particles above UFS4.0, Pin B13, P3, and P6 need to refer to the particle datasheet for design

## UFS POWER


	VCCQ	VCCQ2	VCC
UFS2.0	1.2V	1.8V	3.3V
UFS2.1	No Connect	1.8V	3.3V
UFS2.2	No Connect	1.8V	3.3V
UFS3.0	1.2V	No Connect	2.5V/3.3V
UFS3.1	1.2V	No Connect	2.5V/3.3V
UFS4.0	1.2V	No Connect	2.5V

Default UFS device: UFS2.2

Sequence: VCCQ2->VCCQ, VCC is independent

### Note:

Do not support UFS4.0 Device!  
The power ball that is not used at the particle must be kept floating.




### Note:

For particles that require VCCQ and VCCQ2, the following timing needs to be met:

Sequence: VDDA\_1V2\_S0->VCCQ2->VCCQ

VDDA\_1V2\_S0 is the power of REF CK & RST N in RK SOC, which needs to be powered on before UFS particles



Note: For particles that do not need to be powered by VCCQ2:  
Using RC circuits to ensure the power of REF CK & RST N in RK SOC is powered on before UFS particles

Project: ArmSoM-Sig5		https://armsom.org/	
File: Flash-UFS			
Date: Wednesday, May 22, 2024	Rev: V1.1	Designed by: Park	Reviewed by: <Checker>
Sheet: 16 of 25			





```

    >>>HDMI_TX_SBCF      [8]
    >>>HDMI_TX_SBCIN    [8]
    >>>HDMI_TX_DOP       [8]
    >>>HDMI_TX_DON       [8]
    >>>HDMI_TX_OIP       [8]
    >>>HDMI_TX_OIN       [8]
    >>>HDMI_TX_DQP       [8]
    >>>HDMI_TX_DQN       [8]
    >>>HDMI_TX_DSP       [8]
    >>>HDMI_TX_D3N       [8]

    <<<HDMI_TX_SDA       [10]
    <<<HDMI_TX_SCL       [10]

    >>>HDMI_TX_CED_N0    [8]
    >>>HDMI_TX_HDCIN_N0  [8]
    <<<HDMI_TX_EN_N       [10]

```

[illegible]

1. *What is the purpose of this study?*



```

;SDMMC_CLK_M0 [10]
;SDMMC1_CMD_M0 [10]
;SDMMC1_D0_M0 [10]
;SDMMC1_D1_M0 [10]
;SDMMC1_D2_M0 [10]
;SDMMC1_D3_M0 [10]


;UART4_RX_M1 [10]
;UART4_TX_M1 [10]
;UART4_CTSB_M1 [10]
;UART4_RTSB_M1 [10]

;DA12_SCLK_M0 [10]
;DA12_LMCK_M0 [10]
;DA12_SIO0_M0 [10]
;DA12_SIO1_M0 [10]

;WT_REG_ON_N [10]
;WTF_REG_ON_N [10]
;WOST_WAKE_WF_N [10]



;WT_WAKE_HOST_N [10]
;WTF_WAKE_HOST_N [10]
;WOST_WAKE_HOST_N [10]
;WTF_WAKE_HOST_N [10]
;WOST_WTCKEFP [10]

```



**Note:** The controller only support AC coupled link. In order to backward compatibility, or to meet HDMI2.0 (1.4b) DC common mode spec and Voff, need do R based level-shift.

Switch on in HDMI2.0(TMS) mode.  
Switch off in HDMI2.0(FRL) mode.



**Giga PHY1\_WAN**

**Option1**

**Option3**

**RK SOC clock mode recommended**

**RK3576 model1**

**VCC\_PHY10 Voltage Config**

**PHY Address Config**

**Pull-up for additional 2ns delay to RXC for data latching**

**Pull-up for additional 2ns delay to TXC for data latching**

**Pull-up to disable PLL @ ALDPS mode(Low power mode)**

**VCCIO6: Default 1.8V**

**Close to PIN28**

**Close to PIN11,40**

**Close to PIN21**

**Close to PIN30**

**Close to PIN3,8,38**

**Close to PIN29**

**Close to PHY**

Power Source	CFG_EXT	CFG_LDO1[0:1]	CFG_EXT[0:1]
External 1.8V	1'b1	2'b00	CFG_EXT[0:1] External Power Source for LDO peak 0: Integrated LDO for 10 pad
External 1.8V	1'b1	2'b10	CFG_LDO1[0:1] 10:1.8V 0:1.3V
Internal 1.8V	1'b0	2'b10	

**Project: ArmSoM-Sigs5**

**File: Ethernet-GMAC1**


**Date: Wednesday, May 22, 2024**

**Designed by: Park**

**Reviewed by: <Checker>**

**Rev: V1.1**

**Sheet: 19 of 25**



**Giga PHY1\_WAN**

**VCC\_PHY\_IO Voltage Config**

BANK1 Power Source	CFG_EXT	CFG_LDO[1:0]	CFG_EXT:
External 1.8V	1'b1	2'b00	0: External power source (no load peak) 1: Integrated LDO for 10 pad
Internal 1.8V	1'b1	2'b10	CFG_LDO(1:0) 10:1.8V 00:1.3V

**PHY Address Config**

PHY Address	PHYAD[2:0]
1 (default)	1'b001

**Pull-up for additional 2ns delay to RXC for data latching**

**Pull-up for additional 2ns delay to TXC for data latching**






**Pull-up to disable PLL @ ALDPS mode(Low power mode)**

**Capacitor Placement Instructions:**

- Close to PIN21:** C331, C332, C333
- Close to PIN30:** C331, C332, C333
- Close to PIN33,38:** C331, C332, C333
- Close to PIN29:** C334, C335

**ARMSoM Project Information:**

Project: ArmSoM-Sigs5	
File:	Ethernet-GMAC1
Date:	Wednesday, May 22, 2024
Designed by:	Park
Reviewed by:	<Checker>
Rev:	V1.1
Sheet:	19 of 25

[illegible][illegible][illegible]

**Giga PHY1\_WAN**

**Options:**

- Option1:** C322 18pF/50V, C323 18pF/50V, C324 18pF/50V, R349 NC, R350 NC.
- Option3:** C324 18pF/50V, R349 NC, R350 NC.

**RK SOC clock mode recommended:** RK3576 model1

**VCC\_PHY\_IO Voltage Config**

BANK1 Power Source	CFG_EXT	CFG_LDO[1:0]	CFG_EXT:
External 1.8V	1'b1	2'b00	0: External power source (no load) 1: Integrated LDO for 10 pad
Internal 1.8V	1'b1	2'b10	CFG_LDO(1:0) 10:1.8V 00:1.3V

**PHY Address Config**

PHY Address	PHYAD[2:0]
1 (default)	1'b001





**Pull-up for additional 2ns delay to RXC for data latching**

**Pull-up for additional 2ns delay to TXC for data latching**


**Pull-up to disable PLL @ ALDPS mode(Low power mode)**

**Circuit Details:**




- VDDIO\_PHY1:** Connected to PHY1\_MDIO+, PHY1\_MDIO-, PHY1\_RXD0+/RXDLY, PHY1\_RXD2+/PLLOFF, PHY1\_RXD0-/RXDLY, PHY1\_RXD2-/PLLOFF, PHY1\_TXD0+/TXDLY, PHY1\_TXD2+/PLLOFF, PHY1\_TXD0-/TXDLY, PHY1\_TXD2-/PLLOFF.
- VCC3V3\_PHY1:** Connected to PHY1\_RXD0+/RXDLY, PHY1\_RXD2+/PLLOFF, PHY1\_RXD0-/RXDLY, PHY1\_RXD2-/PLLOFF, PHY1\_TXD0+/TXDLY, PHY1\_TXD2+/PLLOFF, PHY1\_TXD0-/TXDLY, PHY1\_TXD2-/PLLOFF.
- Capacitors:** C322, C323, C324, C325, C326, C327, C328, C329, C330, C331, C332, C333, C334, C335, C336, C337, C338, C339, C340.
- Resistors:** R351, R352, R353, R354, R355, R356, R357, R358, R359, R360, R361, R362, R363, R364, R365, R366, R367, R368, R369, R370, R371, R372, R373, R374, R375, R376, R377, R378, R379, R380, R381, R382, R383, R384, R385, R386, R387, R388, R389, R390, R391, R392, R393, R394, R395, R396, R397, R398, R399, R400, R401, R402, R403, R404, R405, R406, R407, R408, R409, R410, R411, R412, R413, R414, R415, R416, R417, R418, R419, R420, R421, R422, R423, R424, R425, R426, R427, R428, R429, R430, R431, R432, R433, R434, R435, R436, R437, R438, R439, R440, R441, R442, R443, R444, R445, R446, R447, R448, R449, R450, R451, R452, R453, R454, R455, R456, R457, R458, R459, R460, R461, R462, R463, R464, R465, R466, R467, R468, R469, R470, R471, R472, R473, R474, R475, R476, R477, R478, R479, R480, R481, R482, R483, R484, R485, R486, R487, R488, R489, R490, R491, R492, R493, R494, R495, R496, R497, R498, R499, R500, R501, R502, R503, R504, R505, R506, R507, R508, R509, R510, R511, R512, R513, R514, R515, R516, R517, R518, R519, R520, R521, R522, R523, R524, R525, R526, R527, R528, R529, R530, R531, R532, R533, R534, R535, R536, R537, R538, R539, R540, R541, R542, R543, R544, R545, R546, R547, R548, R549, R550, R551, R552, R553, R554, R555, R556, R557, R558, R559, R560, R561, R562, R563, R564, R565, R566, R567, R568, R569, R570, R571, R572, R573, R574, R575, R576, R577, R578, R579, R580, R581, R582, R583, R584, R585, R586, R587, R588, R589, R590, R591, R592, R593, R594, R595, R596, R597, R598, R599, R600, R601, R602, R603, R604, R605, R606, R607, R608, R609, R610, R611, R612, R613, R614, R615, R616, R617, R618, R619, R620, R621, R622, R623, R624, R625, R626, R627, R628, R629, R630, R631, R632, R633, R634, R635, R636, R637, R638, R639, R640, R641, R642, R643, R644, R645, R646, R647, R648, R649, R650, R651, R652, R653, R654, R655, R656, R657, R658, R659, R660, R661, R662, R663, R664, R665, R666, R667, R668, R669, R670, R671, R672, R673, R674, R675, R676, R677, R678, R679, R680, R681, R682, R683, R684, R685, R686, R687, R688, R689, R690, R691, R692, R693, R694, R695, R696, R697, R698, R699, R700, R701, R702, R703, R704, R705, R706, R707, R708, R709, R710, R711, R712, R713, R714, R715, R716, R717, R718, R719, R720, R721, R722, R723, R724, R725, R726, R727, R728, R729, R730, R731, R732, R733, R734, R735, R736, R737, R738, R739, R740, R741, R742, R743, R744, R745, R746, R747, R748, R749, R750, R751, R752, R753, R754, R755, R756, R757, R758, R759, R760, R761, R762, R763, R764, R765, R766, R767, R768, R769, R770, R771, R772, R773, R774, R775, R776, R777, R778, R779, R780, R781, R782, R783, R784, R785, R786, R787, R788, R789, R790, R791, R792, R793, R794, R795, R796, R797, R798, R799, R800, R801, R802, R803, R804, R805, R806, R807, R808, R809, R810, R811, R812, R813, R814, R815, R816, R817, R818, R819, R820, R821, R822, R823, R824, R825, R826, R827, R828, R829, R830, R831, R832, R833, R834, R835, R836, R837, R838, R839, R840, R841, R842, R843, R844, R845, R846, R847, R848, R849, R850, R851, R852, R853, R854, R855, R856, R857, R858, R859, R860, R861, R862, R863, R864, R865, R866, R867, R868, R869, R870, R871, R872, R873, R874, R875, R876, R877, R878, R879, R880, R881, R882, R883, R884, R885, R886, R887, R888, R889, R890, R891, R892, R893, R894, R895, R896, R897, R898, R899, R900, R901, R902, R903, R904, R905, R906, R907, R908, R909, R910, R911, R912, R913, R914, R915, R916, R917, R918, R919, R920, R921, R922, R923, R924, R925, R926, R927, R928, R929, R930, R931, R932, R933, R934, R935, R936, R937, R938, R939, R940, R941, R942, R943, R944, R945, R946, R947, R948, R949, R950, R951, R952, R953, R954, R955, R956, R957, R958, R959, R960, R961, R962, R963, R964, R965, R966, R967, R968, R969, R970, R

[illegible][illegible][illegible]

## TF CARD




## M.2\_PCIE











CSI0 MIPI



## CS1 MIPI




## DSI MIPI








## AUDIO CODEC




## 40PIN\_GPIO



DC\_5.1V

DC\_5.0V

DC\_3.3V

 <b>armsom</b>		<a href="https://armsom.org/">https://armsom.org/</a>	
Project: <b>ArmSoM-Sig65</b>			
File: <b>Power</b>			
Date: Wednesday, May 22, 2024	Rev: V1.1		
Designed by: Park	Reviewed by: <Checker>	Sheet: 24 of 25	



## Revision History

[illegible]