



KUP BİLGİSAYAR RK3576 8-16GB LPDDR4

ArmSoM-Sige5 Block Diagram




KÜP BİLGİSAYAR -RK3576 ARM LINUX

RK3576 ARM CPU




Note:


Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package




RK3576 E
(PMUIO0/1)




RK3576 A (DDRPHY)



DDR FILTER



LPDDR4 Signal



RK3576 L (USB3/DP)

USB-3 PORTU

U1000L

USB3 OTG0/DP1.4 Alt
USB:USB3.2 Gen1x1 OTG0
DP :RBR/HBR/HBR2/HBR3

-- | DP_TX_AUXP
-- | DP_TX_AUXN
USB3_OTG0_SSRX1P | DP_TX_D0P
USB3_OTG0_SSRX1N | DP_TX_D0N
USB3_OTG0_SSTX1P | DP_TX_D1P
USB3_OTG0_SSTX1N | DP_TX_D1N
USB3_OTG0_SSRX2P | DP_TX_D2P
USB3_OTG0_SSRX2N | DP_TX_D2N
USB3_OTG0_SSTX2P | DP_TX_D3P
USB3_OTG0_SSTX2N | DP_TX_D3N

USB3_OTG0_REXT | DP_TX_REXT

USB3_OTG0_DP_TX_AVDD0V85
USB3_OTG0_DP_TX_DVDD0V85


USB3_OTG0_DP_TX_AVDD1V8

RK3576

BGA698_16R1X17R2X1R18

Support:
Type-C With Displayport Alternate Mode

2T2 >>> DP_TX_AUXP [22]
2T3 >>> DP_TX_AUXN [22]
AK10 >>> USB3_OTG0_SSRX1P/DP_TX_D0P [22]
AL10 >>> USB3_OTG0_SSRX1N/DP_TX_D0N [22]
AL11 >>> USB3_OTG0_SSTX1P/DP_TX_D1P [22]
AK11 >>> USB3_OTG0_SSTX1N/DP_TX_D1N [22]
AK12 >>> USB3_OTG0_SSRX2P/DP_TX_D2P [22]
AL12 >>> USB3_OTG0_SSRX2N/DP_TX_D2N [22]
AL13 >>> USB3_OTG0_SSTX2P/DP_TX_D3P [22]
AK13 >>> USB3_OTG0_SSTX2N/DP_TX_D3N [22]



Note:


Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

RK3576 M (USB2)


USB 2.0

U1000M

USB2 OTG0
OTG/HOST/DEVICE
HS/FS/LS Download Port



USB2 OTG1
OTG/HOST/DEVICE
HS/FS/LS



USB2_OTG0_DP
USB2_OTG0_DM

USB2_OTG0_ID

USB2_OTG0_VBUSDET

USB2_OTG0_REXT

USB2_OTG1_DP
USB2_OTG1_DM

USB2_OTG1_ID

USB2_OTG1_VBUSDET

USB2_OTG1_REXT

USB2_OTG_DVDD0V75

USB2_OTG_AVDD1V8

USB2_OTG_AVDD3V3

RK3576

BGA698_16R1X17R2X1R18

AK9 >>> USB2_OTG0_DP [22]
AL9 >>> USB2_OTG0_DM [22]

2R6 USB2_OTG0_IDNote: There is an internal pull-up resistor connected to 1.8V

2P3 >>> USB2_OTG0_VBUSDET [22]

2R3 USB2_OTG0_REXT R1401 200R-1% R0201

2T4 >>> USB2_HOST1_DP [22]
2T5 >>> USB2_HOST1_DM [22]

2T9 USB2_OTG1_ID TP19 TP_OR7

2T10 USB2_OTG1_VBUSDET

2U8 USB2_OTG1_REXT R1402 200R-1% R0201

2P5 C1405 100nF/10V C0201 VDDA_0V75_S0

2P4 C1406 100nF/10V C1407 NC/1uF/10V C0201 VCCA_1V8_S0

2P7 C1408 100nF/10V C0201 VCC_3V3_S0

The USB2 OTG1 function cannot be used, if the PCIe1 or SATA1 function of Combo PHY1 is selected



<https://armsom.org/>

Project: ArmSoM-Sige5

File: RK3576-TypeC/USB

Date: Wednesday, May 22, 2024


Rev: V1.1

Designed by: Park

Reviewed by: <Checker>

Sheet: 6 of 25


RK3576_O (MIPI DCPHY)



Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3576_P (MIPI DPHY CSI RX)




Note:


Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3576_Q (HDMI/eDP)


Note:
HDMI 2.1 supports up to 4Kx2K@120Hz
U10000




RK3576
BGA698_16R1X17R2X1R18



Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


		armsom		https://armsom.org/	
Project:		ArmSoM-Sig5			
File:		RK3576-MIPI DSI/CSI			
Date:		Wednesday, May 22, 2024		Rev:	V1.1
Designed by:		Park	Reviewed by:	<Checker>	Sheet: 8 of 25

RK3576_N (PCIe/SATA/USB3)




Note:


Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

		armsom		https://armsom.org/	
Project:		ArmSoM-Sige5			
File:		RK3576-PCIe/SATA/USB3			
Date:		Tuesday, May 21, 2024		Rev:	V1.1
Designed by:		Park	Reviewed by:	<Checker>	Sheet: 9 of 25

RK3576 F (VCCIO2)




RK3576 G (VCCIO3)




Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package


RK3576 J (VCCI06)



RK3576_H (VCCIO4)



RK3576_I (VCCIO5)



armsom <https://armsom.org/>

Project: ArmSoM-SiGe5

File: RK3576-GPIO VCCIO4/5

Date: Wednesday, May 22, 2024

Rev: V1.1

Designed by: Park

Reviewed by: <Check>




Sheet: 11 of 25

```
[3] 12C1_SDA_M0_RK806 <>
[3] 12C1_SCL_M0_RK806 <>

[3] PMIC_FWR_CTRL1 <>
[3] PMIC_FWR_CTRL2 <>

[3] PMIC_INT_I <<
[3,23] RESET_I <>



[13] PMIC_EXT_EN_OUT <<
[23] PWRON_I <>
```



This device must be mounted. Replacing TVS mode is not recommended, if must, please choose the same specifications

Operating Supply Voltage : 5.5V(5.25~6V)
PeakPulse Current:>10A(tp<8/20uS)
Surge Clamping Voltage<6.5V

DO NOT DELETE IT!





Note:




The RK806 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics.

If other interface functions are to be added to the reference schematics, the RK806 LDO distribution needs to be re-evaluated, otherwise the added



Note:
I2C Mode:CS(pin18) connected to VCCA(pin21);
SPI Mode(Def):CS(pin18) floating or connected to GND





Note:


	Reset Key Control Path
	TSADC_SHUT Control Path
	RK806S-5 Control Path

LPDDR4/4X





Note:
Sequence: VDD1-VDD2-VDDQ
LPDDR4
VDD1: 1.70-1.95
VDD2: 1.06-1.17
VDDQ: 1.06-1.17
LPDDR4X
1.70-1.95
1.06-1.17
0.57-0.65



		armsom		https://armsom.org/	
Project:		ArmSoM-Sig5			
File:		DRAM-LPDDR4X_1X32bit_200P			
Date:		Wednesday, May 22, 2024		Rev:	V1.1
Designed by:		Park	Reviewed by:	<Checker>	Sheet: 14 of 25

eMMC FLASH














armsom

https://armsom.org/

Project:	ArmSoM-Sige5		
File:	Flash-eMMC		
Date:	Wednesday, May 22, 2024		Rev: V1.1
Designed by:	Park	Reviewed by:	<Checker> Sheet: 15 of 25

UFS Flash




Note:
For particles above UFS4.0, Pin B13, P3, and P6 need to refer to the particle datasheet for design

UFS POWER


	VCCQ	VCCQ2	VCC	
UFS2.0	1.2V	1.8V	3.3V	
UFS2.1	No Connect	1.8V	3.3V	
UFS2.2	No Connect	1.8V	3.3V	
UFS3.0	1.2V	No Connect	2.5V/3.3V	
UFS3.1	1.2V	No Connect	2.5V/3.3V	
UFS4.0	1.2V	No Connect	2.5V	

Sequence: VCCQ2->VCCQ, VCC is independent


Note: Do not support UFS4.0 Device!
The power ball that is not used at the particle must be kept floating.



Voltage	Ru
2.5V(Default)	510K 1%
3.3V	NC







Note:
For particles that require VCCQ and VCCQ2, the following timing needs to be met:
Sequence: VDDA_1V2_S0->VCCQ2->VCCQ
VDDA_1V2_S0 is the power of REF CK & RST_N in RK SOC, which needs to be powered on before UFS particles






Note: For particles that do not need to be powered by VCCQ2:
Using RC circuits to ensure the power of REF CK & RST_N in RK SOC is powered on before UFS particles

armsom		https://armsom.org/	
Project:	ArmSoM-Sig5		
File:	Flash-UFS		
Date:	Wednesday, May 22, 2024	Rev:	V1.1
Designed by:	Park	Reviewed by:	<Checker>
Sheet:	16	of	25


GMACO_TXD0_M0	[11]
GMACO_TXD1_M0	[11]
GMACO_TXD2_M0	[11]
GMACO_TXD3_M0	[11]
GMACO_TXCTL_M0	[11]
GMACO_TXCLK_M0	[11]
GMACO_RXD0_M0	[11]
GMACO_RXD1_M0	[11]
GMACO_RXD2_M0	[11]
GMACO_RXD3_M0	[11]
GMACO_RXCTL_M0	[11]
GMACO_RXCLK_M0	[11]




Giga PHY1_WAN



VCC_PHY0_IO Voltage Config



PHY Address Config





Pull-up for additional 2ns delay to RXC for data latching




Pull-up for additional 2ns delay to TXC for data latching




Pull-up to disable PLL @ ALDPS mode(Low power mode)





VCCIO6: Default 1.8V






Close to PIN11,40





TF CARD







M.2_PCIE






CSI0 MIPI



CS1_MIP1



DSI MIPI







D

C

B

A





Revision History

Version	Date	By	Change Dscription	Approved
V1.0	2024-03-27	SL Chen	First release;	
V1.1	2024-05-15	SL Chen	1.U1/U2 Pin5 connect to output; TF_DET_L connect to VCC_1V8_S3; J23 Pin2&Pin3 change position; 2.J25 MIPI_DPHY_CSI3_CAM_CLKOUT&MIPI_DPHY_CSI4_CAM_CLKOUT_CON change position;	