


LOKUM-RK3576 ARM LINUX KÜP PC/NOTEBOOK

ArmSoM-Sige5 Block Diagram




RK3576_S (Power)

RK3576_T/U/V (GND)


LOKUM-RK3576 ARM LINUX KÜP PC/NOTEBOOK

RK3576 ARM CPU




Note:


Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package.



RK3576 E
(PMUIO0/1)




RK3576 R
(SARADC)



BOOT MODE CONFIG

Config Table for SARADC_VIN0_BOOT				
Item	Rup	Rdown	ADC Value	Boot Mode
Config1	NC	10K	0	USB (Maskrom mode)
Config2	100K	11.3K	416	FSP10->USB
Config3	100K	24.9K	816	FSP11_M0->EMMC->USB
Config4	100K	43K	1231	FSP11_M1->EMMC->USB
Config5	100K	68K	1638	FSP10->UFS->USB
Config6	100K	100K	2048	FSP11_M0->UFS->USB
Config7	68K	100K	2438	UFS->USB
Config8	43K	100K	2864	UFS->SDMMC0->USB
Config9	24.9K	100K	3279	RFU
Config10	11.3K	100K	3679	EMMC->SDMMC0->USB
Config11	10K	NC	4095	EMMC->USB

Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package.

<https://armsom.org/>

Project: ArmSoM-Sigs5

File: RK3576-OSC/PLL/PMUIO/SARADC

Date: Tuesday, May 21, 2024

Rev: V1.1


Designed by: Park

Reviewed by: <Checker>




Sheet: 3 of 25

RK3576_A (DDRPHY)



LPDDR4 Signal




RK3576_B
(UFS2.1)



RK3576_C
(VCCI00)



RK3576_D
(VCCI01)




Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3576 L (USB3/DP)




Support:
Type-C With Displayport Alternate Mode




Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3576 M (USB2)





armsom

<https://armsom.org/>

Project:	ArmSoM-Sig5		
File:	RK3576-TypeC/USB		
Date:	Wednesday, May 22, 2024		Rev: V1.1
Designed by:	Park	Reviewed by: <Checker>	Sheet: 6 of 25

RK3576_O (MIPI DCPHY)

U1000P

MIPI DCPHY DSI TX


D-PHY:V2.0 4.5Gbps/Lane
C-PHY:V1.1 5.7Gbps/Trio

MIPI_DPHY_DSI_TX_D0N	MIPI_CPHY_DSI_TX_TRIO0_A	AK15	MIPI_DPHY_DSI_TX_D0N	(21)
MIPI_DPHY_DSI_TX_D0P	MIPI_CPHY_DSI_TX_TRIO0_B	AL15	MIPI_DPHY_DSI_TX_D0P	(21)
MIPI_DPHY_DSI_TX_D1N	MIPI_CPHY_DSI_TX_TRIO0_C	AK16	MIPI_DPHY_DSI_TX_D1N	(21)
MIPI_DPHY_DSI_TX_D1P	MIPI_CPHY_DSI_TX_TRIO1_A	AL16	MIPI_DPHY_DSI_TX_D1P	(21)
MIPI_DPHY_DSI_TX_CLKN	MIPI_DPHY_DSI_TX_TRIO1_B	AK17	MIPI_DPHY_DSI_TX_CLKN	(21)
MIPI_DPHY_DSI_TX_CLKP	MIPI_CPHY_DSI_TX_TRIO1_C	AL17	MIPI_DPHY_DSI_TX_CLKP	(21)
MIPI_DPHY_DSI_TX_D2N	MIPI_CPHY_DSI_TX_TRIO2_A	AK18	MIPI_DPHY_DSI_TX_D2N	(21)
MIPI_DPHY_DSI_TX_D2P	MIPI_CPHY_DSI_TX_TRIO2_B	AL18	MIPI_DPHY_DSI_TX_D2P	(21)
MIPI_DPHY_DSI_TX_D3N	MIPI_CPHY_DSI_TX_TRIO2_C	AK19	MIPI_DPHY_DSI_TX_D3N	(21)
MIPI_DPHY_DSI_TX_D3P	NO USE	AL19	MIPI_DPHY_DSI_TX_D3P	(21)

MIPI DCPHY CSI RX

D-PHY:V2.0 4.5Gbps/Lane
C-PHY:V1.1 5.7Gbps/Trio

MIPI_DPHY_CSI0_RX_D0N	MIPI_CPHY_CSI_RX_TRIO0_A	AL20		
MIPI_DPHY_CSI0_RX_D0P	MIPI_CPHY_CSI_RX_TRIO0_B	AK20		
MIPI_DPHY_CSI0_RX_D1N	MIPI_CPHY_CSI_RX_TRIO0_C	AL21		
MIPI_DPHY_CSI0_RX_D1P	MIPI_CPHY_CSI_RX_TRIO1_A	AK21		
MIPI_DPHY_CSI0_RX_CLKN	MIPI_CPHY_CSI_RX_TRIO1_B	AL22		
MIPI_DPHY_CSI0_RX_CLKP	MIPI_CPHY_CSI_RX_TRIO1_C	AK22		
MIPI_DPHY_CSI0_RX_D2N	MIPI_CPHY_CSI_RX_TRIO2_A	AL23		
MIPI_DPHY_CSI0_RX_D2P	MIPI_CPHY_CSI_RX_TRIO2_B	AK23		
MIPI_DPHY_CSI0_RX_D3N	MIPI_CPHY_CSI_RX_TRIO2_C	AL24		
MIPI_DPHY_CSI0_RX_D3P	NO USE	AK24		



RK3576

BGA698_16R1X17R2X1R18

Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3576_P (MIPI DPHY CSI RX)

U1000P

MIPI DPHY CSI1/2 RX

MIPI V1.2/2.5Gbps

MIPI_DPHY_CSI1_RX_D0N	AE28	MIPI_DPHY_CSI1_RX_D0N	(21)
MIPI_DPHY_CSI1_RX_D0P	AE29	MIPI_DPHY_CSI1_RX_D0P	(21)
MIPI_DPHY_CSI1_RX_D1N	AF28	MIPI_DPHY_CSI1_RX_D1N	(21)
MIPI_DPHY_CSI1_RX_D1P	AF29	MIPI_DPHY_CSI1_RX_D1P	(21)
MIPI_DPHY_CSI1_RX_CLKN	IAC23	MIPI_DPHY_CSI1_RX_CLKN	(21)
MIPI_DPHY_CSI1_RX_CLKP	IAC22	MIPI_DPHY_CSI1_RX_CLKP	(21)
MIPI_DPHY_CSI1_RX_D2N	AG28	MIPI_DPHY_CSI1_RX_D2N/CSI2_RX_D0N	(21)
MIPI_DPHY_CSI1_RX_D2P	AG29	MIPI_DPHY_CSI1_RX_D2P/CSI2_RX_D0P	(21)
MIPI_DPHY_CSI1_RX_D3N	AH28	MIPI_DPHY_CSI1_RX_D3N/CSI2_RX_D1N	(21)
MIPI_DPHY_CSI1_RX_D3P	AH29	MIPI_DPHY_CSI1_RX_D3P/CSI2_RX_D1P	(21)
MIPI_DPHY_CSI2_RX_CLKN	IAD22	MIPI_DPHY_CSI2_RX_CLKN	(21)
MIPI_DPHY_CSI2_RX_CLKP	IAD21	MIPI_DPHY_CSI2_RX_CLKP	(21)

MIPI_DPHY_CSI1/2_RX_AVDD0V75

MIPI_DPHY_CSI1/2_RX_AVDD1V8

MIPI DPHY CSI3/4 RX

MIPI V1.2/2.5Gbps

MIPI_DPHY_CSI3_RX_D0N	H29	MIPI_DPHY_CSI3_RX_D0N	(21)
MIPI_DPHY_CSI3_RX_D0P	H28	MIPI_DPHY_CSI3_RX_D0P	(21)
MIPI_DPHY_CSI3_RX_D1N	J29	MIPI_DPHY_CSI3_RX_D1N	(21)
MIPI_DPHY_CSI3_RX_D1P	J28	MIPI_DPHY_CSI3_RX_D1P	(21)
MIPI_DPHY_CSI3_RX_CLKN	IH23	MIPI_DPHY_CSI3_RX_CLKN	(21)
MIPI_DPHY_CSI3_RX_CLKP	IH22	MIPI_DPHY_CSI3_RX_CLKP	(21)
MIPI_DPHY_CSI3_RX_D2N	K29	MIPI_DPHY_CSI3_RX_D2N/CSI4_RX_D0N	(21)
MIPI_DPHY_CSI3_RX_D2P	K28	MIPI_DPHY_CSI3_RX_D2P/CSI4_RX_D0P	(21)
MIPI_DPHY_CSI3_RX_D3N	L29	MIPI_DPHY_CSI3_RX_D3N/CSI4_RX_D1N	(21)
MIPI_DPHY_CSI3_RX_D3P	L28	MIPI_DPHY_CSI3_RX_D3P/CSI4_RX_D1P	(21)
MIPI_DPHY_CSI4_RX_CLKN	1K23	MIPI_DPHY_CSI4_RX_CLKN	(21)
MIPI_DPHY_CSI4_RX_CLKP	1K22	MIPI_DPHY_CSI4_RX_CLKP	(21)

MIPI_DPHY_CSI3/4_RX_AVDD0V75

MIPI_DPHY_CSI3/4_RX_AVDD1V8

RK3576


BGA698_16R1X17R2X1R18

Note:


Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3576_Q (HDMI/eDP)

Note:
HDMI 2.1 supports up to 4Kx2K@120Hz
U1000Q




Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


armsom
<https://armsom.org/>


Project:	ArmSoM-Sig5		
File:	RK3576-MIPI DSI/CSI		
Date:	Wednesday, May 22, 2024		Rev: V1.1
Designed by:	Park	Reviewed by:	<Checker>
Sheet:	8	of	25


RK3576_N (PCIe/SATA/USB3)



Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

 armsom		https://armsom.org/	
Project:	ArmSoM-Sige5		
File:	RK3576-PCIe/SATA/USB3		
Date:	Tuesday, May 21, 2024		Rev: V1.1
Designed by:	Park	Reviewed by: <Checker>	Sheet: 9 of 25

[illegible]

MURAT IRKAN 2024/11

RK3576_F (VCCIO2)

VCCIO2 Domain
Operating Voltage=1.8V/3.3V

PWM2_CH5_M0 | PCIE1_WAKEN_M2 | I2C2_SCL_M2 | UART3_TX_M2 | SPI4_CS_N0_M0 | FLEXBUS0_D13_M1 | AUPIL_CLK_IN_M2 | SA14_MCLK_M0 | SA11_MCLK_M0 | GPIO4_A2_d | I2D6 | SA11_MCLK_M0 [23] | SA11_SCLK_M0 [23] | I2C3_SCL_M0 Audio | R1800 2.2K | R0201 2.2K

PWM2_CH4_M1 | PCIE1_WAKEN_M1 | I2C2_SDA_M2 | UART3_RX_M0 | SPI4_CS_N1_M1 | FLEXBUS0_D12_M1 | PDM0_SD12_M2 | SA13_LCKM_M1 | SA11_SCLK_M0 | GPIO4_A3_d | I2C5 | USB3_HOST_PWREN_H [22] | I2C3_SCL_M0 Audio

PWM2_CH3_M1 | PCIE1_CLKREQN_M2 | I2C2_SDA_M2 | UART3_CTSN_M1 | SPI4_CS_N1_M2 | FLEXBUS0_D11_M1 | PDM0_CLKO_M1 | SA14_LCKM_M0 | SA11_LRCK_M0 | GPIO4_A4_d | I2B6 | SA11_LRCK_M0 [23] | USB_OTG0_PWREN_H [22]

CAN0_RX_M2 | CAN0_TX_M2 | PCIE1_CLKREQN_M2 | I2C3_SDA_M1 | UART3_RX_M1 | FLEXBUS0_D10_M1 | PDM0_CLKO_M1 | SA14_SDI_M0 | SA11_SDO0_M0 | GPIO4_A7_d | I2B5 | SA11_SDO0_M0 [23]

UART2_RTSN_M1 | UART6_RTSN_M0 | UART3_TX_M1 | SPI4_CLK_M2 | FLEXBUS0_D13_M1 | PDM0_CLKI_M1 | SA11_SDI3_M0 | SA11_SDO3_M0 | GPIO4_B0_d | I2A5 | HP_DET_L [23]

UART2_CTSN_M1 | UART6_CTSN_M0 | UART3_RX_M1 | SPI4_SDA_M2 | FLEXBUS0_D12_M1 | PDM0_SDI3_M1 | SA11_SDI3_M0 | SA11_SDO3_M0 | GPIO4_B1_d | B7 | LED_RED_EN [23]

PWM2_CH1_M1 | PCIE1_WAKEN_M1 | I2C2_SDA_M0 | UART3_TX_M0 | SPI4_CS_N1_M1 | FLEXBUS0_D11_M1 | PDM0_SDI3_M1 | SA11_SDI3_M0 | SA11_SDO3_M0 | GPIO4_B2_d | B6 | LED_GREEN_EN [23]

PWM2_CH0_M1 | PCIE1_WAKEN_M1 | I2C2_SDA_M0 | UART3_TX_M0 | SPI4_CS_N1_M1 | FLEXBUS0_D10_M1 | PDM0_SDI3_M1 | SA11_SDI3_M0 | SA11_SDO3_M0 | GPIO4_B3_d | I2A6 | SA11_SDI3_M0 [23]

CAN0_RX_M2 | CAN0_TX_M2 | PCIE1_CLKREQN_M2 | I2C3_SDA_M0 | UART3_RX_M1 | FLEXBUS0_D11_M1 | PDM0_SDI3_M1 | SA11_SDI3_M0 | SA11_SDO3_M0 | GPIO4_B4_d | B8 | I2C3_SDA_M0 Audio [23]

CAN0_TX_M2 | PCIE1_CLKREQN_M2 | I2C3_SDA_M0 | UART3_RX_M1 | FLEXBUS0_D11_M1 | PDM0_SDI3_M1 | SA11_SDI3_M0 | SA11_SDO3_M0 | GPIO4_B5_d | I2A4 | I2C3_SCL_M0 Audio [23]

VCCIO2_VCC

RK3576
BGA698_16R1X17R2X1R18

Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package.

RK3576_G (VCCIO3)

VCCIO3 Domain
Operating Voltage=1.8V/3.3V

PWM1_CH0_M1 | PCIE1_CLKREQN_M1 | SPI1_CLK_M0 | I2C9_SDA_M1 | -- | -- | SA13_SCLK_M1 | SDMMC1_D0_M0 | ETH1_RXD2_M1 | GPIO1_B4_d | A28 | SDMMC1_D0_M0 [17]

PWM1_CH1_M1 | PCIE1_WAKEN_M1 | SPI1_MOSI_M0 | I2C9_SCL_M1 | -- | -- | SA13_LCKM_M1 | SDMMC1_D1_M0 | ETH1_RXD3_M1 | GPIO1_B5_d | B27 | SDMMC1_D1_M0 [17]

-- | PCIE1_CLKREQN_M1 | SPI1_MISO_M0 | -- | -- | -- | SA13_SDI_M1 | SDMMC1_D2_M0 | ETH1_RXCLR_M1 | GPIO1_B6_d | I2A3 | SDMMC1_D2_M0 [17]

-- | PCIE1_WAKEN_M1 | SPI1_CSNO_M0 | -- | -- | -- | SA13_SDI_M1 | SDMMC1_D3_M0 | ETH1_TXD2_M1 | GPIO1_B7_d | A27 | SDMMC1_D3_M0 [17]

PWM0_CH0_M1 | -- | SPI1_CSNI_M0 | -- | UART3_TX_M2 | -- | PDM0_SDI2_M2 | SDMMC1_CMD_M0 | ETH1_TXD3_M1 | GPIO1_C0_d | B26 | SDMMC1_CMD_M0 [17]

PWM0_CH1_M1 | -- | SPI2_CSNI_M1 | I2C6_SCL_M1 | UART3_RX_M2 | -- | PDM0_CLKO_M2 | SDMMC1_CLK_M0 | ETH1_TXCLR_M1 | GPIO1_C1_d | I2B22 | SDMMC1_CLK_M0 [17]

PWM0_CH2_M1 | -- | SPI2_CSNI_M1 | I2C6_SCL_M1 | UART3_RX_M2 | -- | PDM0_CLKO_M2 | SDMMC1_CLK_M0 | ETH1_PPSCLK_M1 | GPIO1_C2_d | B29 | UART4_RTSN_M1 [17]

PWM0_CH3_M1 | -- | SPI2_CSNI_M1 | I2C6_SDA_M1 | UART4_CTSN_M1 | -- | -- | SDMMC1_CMDTN_M0 | ETH1_PPSCLK_M1 | GPIO1_C3_d | I2C23 | UART4_CTSN_M1 [17]

PCIE1_BUTTONRSTN | SPI2_MOSI_M1 | UART2_RTSN_M0 | UART4_TX_M1 | -- | -- | ETH1_TXD0_M1 | GPIO1_C4_d | B28 | UART4_TX_M1 [17]

PCIE1_BUTTONRSTN | SPI2_MISO_M1 | UART2_CTSN_M0 | UART4_RX_M1 | -- | -- | ETH1_TXD1_M1 | GPIO1_C5_d | A26 | UART4_RX_M1 [17]

SATA_CPEP0 | I2C9_SDI_M1 | UART2_TX_M0 | PDM0_SDO0_M2 | -- | PDM0_SDI1_M2 | ETH1_TXD2_M1 | GPIO1_C6_d | I2C22 | BT_REG_ON_H [17]

SATA_CPEP1 | I2C9_SDA_M1 | UART2_RX_M0 | PDM0_SDI1_M2 | -- | PDM0_SDI1_M2 | ETH1_TXD3_M1 | GPIO1_C7_d | C28 | BT_REG_ON_H [17]

-- | -- | -- | -- | -- | -- | SA12_SDO_M0 | ETH1_RXD1_M1 | GPIO1_D0_d | I2D22 | SA12_SDO_M0 [17]

-- | -- | -- | -- | -- | -- | SA12_SCL_M0 | ETH1_RXCLR_M1 | GPIO1_D1_d | I2A24 | SA12_SCL_M0 [17]

PWM1_CH5_M1 | -- | -- | -- | -- | -- | SA12_LCKM_M0 | ETH1_MDC_M1 | GPIO1_D2_d | C28 | SA12_LCKM_M0 [17]

PWM1_CH4_M1 | -- | -- | -- | -- | -- | SA12_SDI_M0 | ETH1_MDC_M1 | GPIO1_D3_d | I2E21 | SA12_SDI_M0 [17]

SA11_LCKM_G0F | SATA_MSWITH | SPI2_CLK_M1 | I2C6_SDA_M1 | UART3_CTSN_M1 | SPDIF_RX1_M2 | PDM0_SDI1_M2 | ETH1_TXD0_M1 | GPIO1_D4_d | I2E22 | HDMI_TX_CEC_M0 [17]

SA11_LCKM_G0F | SATA_MSWITH | SPI2_CLK_M1 | I2C6_SDA_M1 | UART3_CTSN_M1 | SPDIF_RX1_M2 | PDM0_SDI1_M2 | ETH1_TXD1_M1 | GPIO1_D5_d | I2E22 | HDMI_TX_CEC_M0 [17]

VCCIO3_VCC

RK3576
BGA698_16R1X17R2X1R18

For BT

For BT

RK3576_J (VCCIO6)

VCCIO6 Domain
Operating Voltage=1.8V/3.3V

PWM1_CH5_M1 | UART11_TX_M2 | SPI4_CSNI_M0 | I2C7_SCL_M3 | PCIE1_WAKEN_M3 | HDMI_TX_CEC_M0 | -- | SA14_MCLK_M2 | DSM_AUD_LP_M1 | GPIO4_C0_d | AK3 | HDMI_TX_CEC_M0 [17]

PWM0_CH1_M1 | UART11_RX_M2 | BDP_TX_HPDIN_M0 | I2C7_SDA_M3 | PCIE1_CLKREQN_M3 | HDMI_TX_HPDIN_M0 | -- | SA14_LCKM_M2 | DSM_AUD_LP_M1 | GPIO4_C1_d | AK2 | HDMI_TX_HPDIN_M0 [17]

PWM2_CH0_M1 | UART9_TX_M2 | CAN0_TX_M1 | I2C7_SCL_M3 | -- | -- | -- | DSM_AUD_LP_M1 | GPIO4_C2_d | IAE2 | HDMI_TX_SDA [17]

PWM2_CH1_M1 | UART9_RX_M2 | CAN0_RX_M1 | I2C7_SDA_M3 | -- | -- | -- | DSM_AUD_LP_M1 | GPIO4_C3_d | AL3 | SPI4_CSNO_M0 [23]

PWM2_CH2_M1 | UART9_TX_M2 | SPI4_CSNO_M0 | I2C7_SCL_M3 | BDP_HPDIN_M0 | HDMI_TX_SDA | -- | SA14_LRCK_M2 | TSP_PRETIGP_TRIGGER_M1 | GPIO4_C4_d | AK1 | SPI4_MOSI_M0 [23]

PWM2_CH3_M1 | UART9_RX_M2 | SPI4_MISO_M0 | I2C7_SDA_M3 | SATA1_ACTIVED_M1 | PCIE1_WAKEN_M3 | VPI_SYNC_G0F | SA14_SDI_M2 | TSP_FLASH_WRITEBACK_M1 | GPIO4_C5_d | IAE1 | SPI4_MISO_M0 [23]

PWM2_CH4_M1 | CAN1_TX_M1 | SPI4_MISO_M0 | I2C6_SCL_M3 | SATA1_ACTIVED_M1 | PCIE1_CLKREQN_M3 | VPI_SYNC_G0F | SA14_SDI_M2 | -- | GPIO4_C6_d | AJ1 | SPI4_CLK_M0 [23]

PWM2_CH5_M1 | CAN1_RX_M1 | SPI4_CLK_M0 | I2C6_SDA_M3 | -- | -- | -- | VPI_SYNC_G0F | SA14_SCLK_M2 | -- | GPIO4_C7_d | -- | -- | --

VCCIO6_VCC

RK3576
BGA698_16R1X17R2X1R18

armsom
<https://armsom.org/>

Project: ArmSoM-Sigs5

File: RK3576-GPIO VCCIO2/3/6



Date: Tuesday, May 21, 2024

Designed by: Park

Reviewed by: <Checker>

Rev: V1.1

Sheet: 10 of 25

[illegible]

U1000H

VCCIO4 Domain
Operating Voltage=1.8V/3.3V

---	---	12C4 SCL M2	---	SP14 CSN1 M3	UART8 TX M1	---	SA10 SD00 M0	ETH0 RXD0 M1	SDMMC1 D0 M1	VI CIF D15	GPIO2 A6 d
---	---	12C4 SDA M2	---	---	UART8 RX M1	---	SA10 SD01 M0	ETH0 RXCT1 M1	SDMMC1 D1 M1	VI CIF D14	GPIO2 A7 d
---	---	---	---	---	UART1 TX M1	---	SA10 SD10 M0	ETH0 TXD1 M1	SDMMC1 D2 M1	VI CIF D13	GPIO2 B0 d
---	---	---	---	---	UART1 RX M1	---	SA10 SD12 M3	ETH0 TXD0 M1	SDMMC1 D3 M1	VI CIF D12	GPIO2 B1 d
---	---	PC102 CLKREQN M0	---	SP14 CSN0 M3	UART1 CTSEN M1	---	SA10 SD12 M0	ETH0 TXD2 M0	SDMMC1 CSD M1	VI CIF D11	GPIO2 B2 d
---	---	PC101 CLKREQN M0	---	SP14 CSN1 M3	UART0 CLK0 M3	---	SA10 SD03 M0	ETH0 RXCT1 M1	SDMMC1 CLK M1	VI CIF D10	GPIO2 B3 d
---	---	SARAY AMPFERR M0	---	SP14 M0S1 M2	UART0 CSN0 M3	---	SA10 SD13 M0	ETH0 TXD3 M1	SDMMC1 PAREN M1	VI CIF D9	GPIO2 B4 d
---	---	SARAY AMPERR M0	---	SP14 M1S0 M2	UART0 RESN M0	---	SA10 MCLK M0	ETH0 RXCT1 M1	SDMMC1 DETH M1	VI CIF D8	GPIO2 B5 d
---	---	12C6 SCL M2	---	UART0 RESN M1	UART0 RX M0	---	SA10 SCLK M0	ETH0 RXD1 M1	ETH1 SPT REFCLK M1	VI CIF D7	GPIO2 B6 d
---	---	12C6 SDA M2	---	UART0 CSN0 M3	UART0 TX M0	---	SA10 LCLK M0	ETH0 RXD0 M1	---	VI CIF D6	GPIO2 B7 d
---	---	---	---	---	UART9 RX M0	---	---	ETH1 PTP REFCLK M1	---	VI CIF D5	GPIO2 C0 d
PM01 CH0 M2	---	---	---	SP13 CSN1 M0	PM01 CLK0 M0	---	SA12 MCLK M1	ETH0 PPSCLK M1	ETH0 RXD3 M1	VI CIF D4	GPIO2 C1 d
PM01 CH1 M2	---	---	---	SP13 CSN2 M0	UART0 TX M0	---	SA12 SCLK M1	ETH0 PPSCLK M1	ETH0 RXD2 M1	VI CIF D3	GPIO2 C2 d
PM01 CH2 M2	---	---	---	SP13 MCLK M1	UART0 CSN0 M3	---	SA12 SCLK M1	ETH0 PPSCLK M1	ETH0 RXCT1 M1	VI CIF D2	GPIO2 C3 d
PM01 CH3 M2	---	---	---	SP13 M0S1 M2	UART0 CSN1 M3	---	SA12 LCLK M1	---	ETH0 RXD2 M0	VI CIF D1	GPIO2 C4 d
PM01 CH4 M2	---	---	---	SP11 CSN0 M1	UART11 RX M1	---	SA12 SDO M1	---	ETH1 RXD3 M0	VI CIF D0	GPIO2 C5 d
PM01 CH5 M2	---	---	---	SP11 CLK M1	UART11 RX M1	---	SA12 SDI M1	---	ETH1 TXCT1 M1	VI CIF D0	GPIO2 C6 d
PM00 CH1 M2	---	12C5 SCL M2	---	UART4 CTSEN M0	---	---	SA14 SCLK M3	---	ETH1 TXD0 M0	---	GPIO2 C6 d
---	---	12C5 SDA M2	---	UART4 CSN0 M0	---	---	SA14 LCLK M3	---	ETH1 TXD1 M0	---	GPIO2 C7 d
PM02 CH0 M2	---	12C6 SCL M2	---	UART4 TX M0	---	---	SA14 SDI M3	---	ETH1 TXCTL M0	---	GPIO2 D0 d
PM02 CH1 M2	---	12C6 SDA M2	---	UART4 RX M0	---	---	SA14 SDO M3	---	ETH1 RXD0 M0	---	GPIO2 D1 d
PM02 CH2 M2	13C1 SCL M0	---	---	UART6 TX M1	---	---	SA14 MCLK M3	---	ETH1 RXD1 M0	CAN CLK0 OUT M1	GPIO2 D2 d
PM02 CH3 M2	13C1 SDA M0	---	---	UART6 RX M1	---	---	---	---	ETH1 RXCT1 M0	---	GPIO2 D3 d
PM02 CH4 M2	---	12C9 MCLK M2	---	UART0 RESN M1	---	---	---	---	ETH1 MCLK M0	---	GPIO2 D4 d
PM02 CH5 M2	---	12C9 SDA M2	---	UART0 CSN0 M3	---	---	---	---	ETH1 MCLK M1	13C1 PPSCLK REFCLK M0	GPIO2 D5 d
PM02 CH6 M2	13C1 SDA PU M0	---	---	UART0 RESN M0	SP01F RX0 M2	SA13 MCLK M2	ETH0 MCLK M1	---	ETH CLK0 25M OUT M1	CAN CLK0 OUT M1	GPIO2 D6 d
PM02 CH7 M2	---	---	---	SP13 CSN1 M0	SP01F TX0 M2	SA10 SDO5 M0	ETH CLK0 25M OUT M1	---	ETH MCLK M0	CAN CLK0 OUT M1	GPIO2 D7 d
12C7 SCL M1	---	---	---	SP13 CSN0 M0	UART9 TX M0	---	SA13 SCLK M2	---	ETH0 MDIO M1	---	GPIO3 A0 d
12C7 SDA M1	---	---	---	SP13 CSN1 M0	UART9 RX M0	---	SA13 LCLK M2	---	ETH0 MDIO M1	---	GPIO3 A1 d
CAN1 TX M3	---	---	---	SP13 CSN0 M0	UART9 CSN0 M3	SP01F RX0 M2	SA13 SDO1 M2	ETH0 PPSCLK M1	ETH0 PPSCLK M0	VI CIF VSYNC	GPIO3 A2 d
CAN1 RX M3	---	---	---	SP13 CSN1 M0	UART9 RESN M0	SP01F TX0 M2	SA13 SDO2 M2	ETH0 RXCT1 M1	ETH0 PTP REFCLK M0	VI CIF D16	GPIO3 A3 d

RK3576
BGA698 16R1X17R2X1R18




U1000I


VCCI05 Domain
Operating Voltage=1.8V/3.3V

PWM1_CH0_M3	--	SP12_CLK_M2	UART1_CTSN_M2	FLEXBUS0_CSN_M0		FLEXBUS0_D11	DSMC_R0N1	SAT1_S01_M1	ETH_CLK0_2M_OUT_M0	VO_EBC_DS08	VO_LC0C
PWM1_CH1_M3	--	SP12_CSN1_M2	UART1_RTSN_M2			FLEXBUS0_D4	DSMC_DATA15	PDH1_S02_M2	ETH_MDIO_M0	VO_EBC_DS09	VO_LC0C
PWM1_CH2_M3	--	UART10_CTSN_M0	UART1_RX_M2	--	--	FLEXBUS0_D5	DSMC_DATA14	PDH1_S03_M2	ETH_MBC_M0	VO_EBC_DS0A	VO_LC0C
		UART10_RTSN_M0	UART1_TX_M2	--	--	FLEXBUS0_D5	DSMC_DATA13	PDH1_CLK1_M2	ETH_RACIL_M0	VO_EBC_VCON	VO_LC0C
PWM0_CH0_M3	--	SP12_M0SI_M2	UART10_RX_M0	--	--	FLEXBUS0_D8	DSMC_CSN1	SAT4_MCLK_M1	ETH0_MCLK_M0	VO_EBC_SDCB3	VO_LC0C
PWM1_CH3_M3	--	SP14_CSN0_M1	UART10_TX_M0	--	--	FLEXBUS0_D4	DSMC_DATA12	PDH1_CLK0_M2	ETH0_RXG0_M0	VO_EBC_SDC2E	VO_LC0C
	12C8_SDA_M3		UART0_RX_M1	--	--	FLEXBUS0_D3	DSMC_DATA11	PDH1_S01_M2	ETH0_RXG0_M0	VO_EBC_SDC2F	VO_LC0C
	12C8_SCL_M3		UART0_TX_M1	--	--	FLEXBUS0_D4	DSMC_DATA10	PDH1_S02_M2	ETH0_RXG0_M0	VO_EBC_SDC2F	VO_LC0C
PWM1_CH4_M3	--	--	UART9_RTSN_M1	--	--	FLEXBUS0_D0	DSMC_DATA9	SPDIF_RX1_M0	ETH0_TXG1_M0	VO_EBC_SDD01A	VO_LC0C
PWM1_CH5_M3	--	--	UART9_CTSN_M1	--	--	FLEXBUS0_D0	DSMC_DATA8	SPDIF_TX1_M0	ETH0_TXG0_M0	VO_EBC_SDD01A	VO_LC0C
PWM0_CH1_M3	--	SP13_CSN0_M1				FLEXBUS0_D1	DSMC_DS1		ETH0_TXCLR_M0	VO_EBC_SDD01A	VO_LC0C
	12C4_SDA_M3	UART3_CTSN_M1	UART2_RX_M2	FLEXBUS0_CSN_M0		FLEXBUS0_D8	DSMC_DS0	SAT1_S01_M1	ETH0_FERR0C_M0	VO_EBC_SDD01A	VO_LC0C
--	12C4_SCL_M3	UART3_RTSN_M1	UART2_TX_M2	--	--	FLEXBUS0_D9	DSMC_DATA7	SAT1_S03_M1	ETH0_PPSCLK_M0	VO_EBC_SDD01A	VO_LC0C
CARD_RX_M3	12C5_SDA_M3	UART2_MISO_M2	UART1_RX_M0	--	--	FLEXBUS0_D8	DSMC_DATA6	SAT1_S02_M1	ETH0_PPREFCLK_M0	VO_EBC_SDD01A	VO_LC0C
CARD_CH0_M3	12C5_SCL_M3	SP14_MISO_M0	UART1_RTSN_M0			FLEXBUS0_D9	DSMC_DS1	SAT2_SCLN_M0	ETH0_TXG3_M0	VO_EBC_SDD09	VO_LC0C
WM2_CH1_M3	12C9_SDA_M3	SP14_M0SI_M1	UART1_CSN_M0	FLEXBUS0_CSN_M2		FLEXBUS0_D0	DSMC_DS1	SAT1_LCKC_M0	ETH0_TXG0_M0	VO_EBC_SDD09	VO_LC0C
WM2_CH2_M3	12C9_SCL_M3	SP14_CSN1_M1	UART1_RX_M0			FLEXBUS0_D1	DSMC_DS0	SAT1_S01_M1	ETH0_TXG0_M0	VO_EBC_SDD09	VO_LC0C
		SP14_MISO_M2	UART1_TX_M0			FLEXBUS0_D8	DSMC_DATA7	SAT1_S03_M1	ETH0_TXG0_M0	VO_EBC_SDD09	VO_LC0C
		SP14_M0SI_M2	UART1_RX_M0			FLEXBUS0_D8	DSMC_DATA6	SAT1_S02_M1	ETH0_TXG0_M0	VO_EBC_SDD09	VO_LC0C
		SP14_CLK_M2	UART1_RTSN_M0			FLEXBUS0_D1	DSMC_DS1	SAT1_SCLN_M1	ETH0_TXG0_M0	VO_EBC_SDD09	VO_LC0C
PWM2_CH3_M3	--	SP11_CSN0_M2	UART8_CTSN_M0	--	--	FLEXBUS0_D3	DSMC_DATA1	SAT1_MCLK_M1	--	VO_EBC_SDD03	VO_LC0C
	13C1_SDA_M1_M2	SP14_CLK_M1				FLEXBUS0_D11	DSMC_CSN2	SAT2_MCLK_M2	ETH0_RXG0_M0	VO_EBC_SDD02	VO_LC0C
PWM2_CH4_M3	--	SP11_CSN1_M1	UART6_RTSN_M2	FLEXBUS0_CSN_M1	FLEXBUS0_D13_M0	FLEXBUS0_D12	DSMC_CSN1	SAT2_S01_M2	ETH0_RXG0_M0	VO_EBC_SDD03	VO_LC0C
PWM2_CH5_M3	--	SP13_CSN1_M1	UART6_CTSN_M2			FLEXBUS0_D2	DSMC_CSN0	SAT2_S05_M2	ETH0_RXG0_M0	VO_EBC_SDD03	VO_LC0C
	12C3_SCL_M2	SP13_CLK_M1	UART6_RX_M0	--	--	FLEXBUS0_D1	DSMC_DATA0	SAT1_S01_M1	--	VO_EBC_SDA1E	VO_LC0C
	12C3_SDA_M2	SP13_MISO_M1	UART6_TX_M0	--	--	FLEXBUS0_D0	DSMC_CLNK	SAT1_S02_M1	--	VO_EBC_SDA1C	VO_LC0C
PWM2_CH6_M3	--	SP13_M0SI_M1	UART5_CTSN_M0	--	--	FLEXBUS0_CLK	DSMC_CLNK	SAT1_S01_M1	--	VO_EBC_SDA1C	VO_LC0C
PWM2_CH7_M3	--	SP13_CSN1_M1	UART5_RTSN_M0	FLEXBUS0_CSN_M1	FLEXBUS0_D12_M0	FLEXBUS0_D13_M0	DSMC_RESETN	SAT4_SCLC1_M1	CAM_CLK0_OUT_M0	VO_EBC_SDOE	VO_LC0C
MIPI_TE_M2	12C7_SCL_M2	SP11_CSN1_M2	UART3_TX_M1	FLEXBUS0_CSN_M3	FLEXBUS0_D14_M0	FLEXBUS0_D13_M0	DSMC_INT0	SAT4_LCK1_M1	CAM_CLK1_OUT_M0	SPDIF_RX0_M1	--
	12C7_SDA_M2		UART3_RX_M1	FLEXBUS0_CSN_M1	FLEXBUS0_D13_M0	FLEXBUS0_D13_M0	DSMC_INT2	SAT4_S05_M1	CAM_CLK2_OUT_M0	SPDIF_TX0_M1	VO_R08F


RK3576
BGA698 16R1X17R2X1R18




PMIC RK806S-5 BUCK




PMIC RK806S-5 Management




PMIC RK806S-5 LDO



VCC_2V0_PLDO_S3




VCC_1V1_NLDO_S3




VCCIO_1V8_S0

Note: Need quick output discharge




VCC_3V3_S0

Note: Need quick output discharge




RTC




VDD_LOGIC_MEM_EXT (Option for test)





 armsom		https://armsom.org/	
Project:	ArmSoM-Sig5		
File:	Power-Ext Discrete/RTC		
Date:	Wednesday, May 22, 2024		Rev: V1.1
Designed by:	Park	Reviewed by: <Checker>	Sheet: 13 of 25


LPDDR4/4X




Note:
Sequence: VDD1-VDD2-VDDQ
LPDDR4 LPDDR4X
VDD1: 1.70-1.95 1.70-1.95
VDD2: 1.06-1.17 1.06-1.17
VDDQ: 1.06-1.17 0.57-0.65




eMMC FLASH



 armsom		https://armsom.org/		
Project:	ArmSoM-Sige5			
File:	Flash-eMMC			
Date:	Wednesday, May 22, 2024		Rev:	V1.1
Designed by:	Park	Reviewed by:	<Checker>	Sheet: 15 of 25

UFS Flash




UFS POWER


	VCCQ	VCCQ2	VCC
UFS2.0	1.2V	1.8V	3.3V
UFS2.1	No Connect	1.8V	3.3V
UFS2.2	No Connect	1.8V	3.3V
UFS3.0	1.2V	No Connect	2.5V/3.3V
UFS3.1	1.2V	No Connect	2.5V/3.3V
UFS4.0	1.2V	No Connect	2.5V

Sequence: VCCQ2->VCCQ, VCC is independent







Note: Do not support UFS4.0 Device!
The power ball that is not used at the particle must be kept floating.




GPHY To JR45








RK SOC clock mode recommended
RK3576 model



Giga PHY1_WAN




RK SOC clock mode recommended
RK3576 model1





Root1 Power Source	CFG_EXT	CFG_LDO1[1:0]
External 3.3V(default)	1'b1	2'b00
External 1.8V	1'b1	2'b10
Internal 1.8V	1'b0	2'b10




VCCIO6: Default 1.8V




TF CARD



M.2_PCIE










CSI0 MIPI



CS1_MIP1




DSI MIPI




KEY


PWR_KEY




RESET Key




MASKROM_Key






























FAN

















RGB LED








AUDIO CODEC



40PIN_GPIO





Revision History

Version	Date	By	Change Dscription	Approved
V1.0	2024-03-27	SL Chen	First release;	
V1.1	2024-05-15	SL Chen	1.U1/U2 Pin5 connect to output; TF_DET_L connect to VCC_1V8_S3; J23 Pin2&Pin3 change position; 2.J25 MIPI_DPHY_CSI3_CAM_CLKOUT&MIPI_DPHY_CSI4_CAM_CLKOUT_CON change position;	