



KUP BİLGİSAYAR RK3576 8-16GB LPDDR4

ArmSoM-Sige5 Block Diagram




NOTEBOOK/KÜP BİLGİSAYAR -RK3576 ARM LINUX


**Note:**

Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3576 E
(PMUIO0/1)




RK3576 R
(SARADC)




BOOT MODE CONFIG

Config Table for SARADC_VIN0_BOOT				
Item	Rup	Rdown	ADC Value	Boot Mode
Config1	NC	10K	0	USB (Maskrom mode)
Config2	100K	11.3K	416	FSP10->USB
Config3	100K	24.9K	816	FSP11_M0->EMMC->USB
Config4	100K	43K	1231	FSP11_M1->EMMC->USB
Config5	100K	68K	1658	FSP10->UFS->USB
Config6	100K	100K	2048	FSP11_M0->UFS->USB
Config7	68K	100K	2438	UFS->USB
Config8	43K	100K	2864	UFS->SDMMC0->USB
Config9	24.9K	100K	3279	RFU
Config10	11.3K	100K	3679	EMMC->SDMMC0->USB
Config11	10K	NC	4095	EMMC->USB


<https://armsom.org/>

Project:	ArmSoM-Sigs5
File:	RK3576-OSC/PLL/PMUIO/SARADC
Date:	Tuesday, May 21, 2024
Designed by:	Park
Reviewed by:	<Checker>
Rev:	V1.1
Sheet:	3 of 25

RK3576 A (DDRPHY)



DDR FILTER



Note:

- (1) Power Sequence: VDD-VDDQ_CKE-VDDQ
(2) Hold power of DDRPHY_CKE_VDDQ during retention times.


Note1:

Caps in the red line dotted box
should be placed under the U1000 package



Note2:

Resistors in the red line dotted box should be placed under the U1000 package

LPDDR4 Signal




RK3576 B
(UFS2.1)



RK3576 C
(VCCIO0)




RK3576 D
(VCCIO1)




Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3576 L (USB3/DP)

USB-3 PORTU



Support:
Type-C With Displayport Alternate Mode






Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3576 M (USB2)

USB 2.0






armsom

<https://armsom.org/>

Project:	ArmSoM-Sig5				
File:	RK3576-TypeC/USB				
Date:	Wednesday, May 22, 2024			Rev:	V1.1
Designed by:	Park	Reviewed by:	<Checker>	Sheet:	6 of 25


RK3576_O (MIPI DCPHY)



Note:


Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3576_P (MIPI DPHY CSI RX)




Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


		https://armsom.org/	
Project:		ArmSoM-Sigs5	
File:		RK3576-MIPI DSI/CSI	
Date:	Tuesday, May 21, 2024	Rev:	V1.1
Designed by:	Park	Reviewed by:	<Checker>
Sheet:		7 of 25	

RK3576_Q (HDMI/eDP)

Note:
HDMI 2.1 supports up to 4Kx2K@120Hz
U10000




RK3576
BGA698_16R1X17R2X1R18



Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


RK3576_N (PCIe/SATA/USB3)




RK3576
BGA698_16R1X17R2X1R18

Note:


Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

		armsom		https://armsom.org/	
Project:		ArmSoM-Sige5			
File:		RK3576-PCIe/SATA/USB3			
Date:		Tuesday, May 21, 2024		Rev:	V1.1
Designed by:		Park	Reviewed by:	<Checker>	Sheet: 9 of 25


RK3576 F (VCCIO2)




RK3576 G (VCCIO3)



RK3576 J (VCCIO6)




RK3576_H (VCCIO4)



PMIC RK806S-5 BUCK

- (3) I2C1_SDA_M0_RK806S-5
(3) I2C1_SCL_M0_RK806S-5
(3) PMIC_PWR_CTRL1
(3) PMIC_PWR_CTRL2
(3) PMIC_INT_1
(3,23) RESET_1
(13) PMIC_EXT_EN_OUT
(23) PMIC_ON_1



Default: 0.61V

D0R Type	Voltage	R0
LPS084/43	0.61V	22K 1%
LPS085	0.51V	2K 1%

Default: 1.1V

D0R Type	Voltage	R0
LPS084/43	1.1V	120K 1%
LPS085	1.05V	210K 1%

Default: 1.8V

D0R Type	Voltage	R0
LPS084/43	1.8V	120K 1%
LPS085	1.75V	210K 1%






Default: 0.85V
Low frequency
0.85V-->0.75V

D0R Type	Voltage	R0
LPS084/43	0.85V	120K 1%
LPS085	0.75V	210K 1%

**IF TVS UNMOUNTED,
ESD OR SURGE SHOULD BE
DAMAGE THE PMIC!!!**



This device must be mounted. Replacing TVS mode is not recommended, if must, please choose the same specifications.
Operating Supply Voltage: +5.5V(5.25-6V)
Peak Pulse Current: >10A(10ms/20us)
Surge Clamping Voltage: <6.5V

DO NOT DELETE IT!




PMIC RK806S-5 Management

Note:
I2C Mode: CS(pin18) connected to VCCA(pin21);
SPI Mode(Def): CS(pin18) floating or connected to GND



Note:
Reset Key Control Path
TSADC_SHUT Control Path
RK806S-5 Control Path

PMIC RK806S-5 LDO



Default: 1.8V
Default: 1.8V
Default: 1.2V
Default: 3.0V
Default: 3.3V
Default: 0.75V
Default: 0.85V; Low frequency: 0.85V-->0.75V
Default: 0.75V
Default: 0.85V
Default: 0.75V

Note:
The RK806 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics.
If other interface functions are to be added to the reference schematics, the RK806 LDO distribution needs to be re-evaluated, otherwise the added functions may exceed the maximum current provided by the LDO.

eMMC FLASH

[5] eMMC_D0<<>>
[5] eMMC_D1<<>>
[5] eMMC_D2<<>>
[5] eMMC_D3<<>>
[5] eMMC_D4<<>>
[5] eMMC_D5<<>>
[5] eMMC_D6<<>>
[5] eMMC_D7<<>>

[5] eMMC_CMD<<>>

[5] eMMC_CLKOUT<<>>

[5] eMMC_DATA_STROBE<<>>

[5] eMMC_RSTn<<>>

VCCIO_1V8_S0

R4000 10K
R0201

R4001 NC/10K
R0201

eMMC_D0 A3
eMMC_D1 A4
eMMC_D2 A5
eMMC_D3 B2
eMMC_D4 B3
eMMC_D5 B4
eMMC_D6 B5
eMMC_D7 B6

eMMC_CMD M5

U4000A

DATA0
DATA1
DATA2
DATA3
DATA4
DATA5
DATA6
DATA7

CMD

CLK

Data Strobe

RST_n

VDDi

EMMC B153 2L
BGA153_13RX11R5X0R9_2L



eMMC_DATA_STROBE R4004 OR R0201 H5

VCCIO_1V8_S0

R4005 NC/47K
R0201

eMMC_RSTn K5



VCCIO_1V8_S0

C6 M4
C4000 100nF/10V
C0201
C4001 100nF/10V
C0201
C4002 4.7uF/10V
C0402

VCC_3V3_S0

E6 F5
C4004 100nF/10V
C0201
C4005 100nF/10V
C0201
C4006 4.7uF/10V
C0402

VSS1 A6
VSS2 C4
VSS3 E7
VSS4 G5
VSS5 H10
VSS6

VSSQ1 K8
VSSQ2 N2
VSSQ3 N5
VSSQ4 P4
VSSQ5 P6

VSF4 K10
VSF3 F10
VSF2 E10
VSF1 E9

A2	NC2	NC196	P14
A8	NC8	NC195	P13
A9	NC9	NC194	P12
A10	NC10	NC193	P11
A11	NC11	NC191	P8
A12	NC12	NC190	P2
A13	NC13	NC184	P1
A14	NC14	NC183	N14
B1	NC15	NC182	N13
B7	NC21	NC181	N12
B8	NC22	NC180	N11
B9	NC23	NC179	N10
B10	NC24	NC178	N9
B11	NC25	NC177	N8
B12	NC26	NC176	N7
B13	NC27	NC175	N6
B14	NC28	NC174	N3
C1	NC29	NC171	N1
C3	NC31	NC169	M14
C7	NC35	NC168	M13
C8	NC36	NC167	M12
C9	NC37	NC166	M11
C10	NC38	NC165	M10
C11	NC39	NC164	M9
C12	NC40	NC163	M8
C13	NC41	NC162	M7
C14	NC42	NC161	M3
D1	NC43	NC157	M2
D2	NC44	NC156	M1
D3	NC45	NC155	L14
D4	NC46	NC154	L13
D12	NC54	NC153	L12
D13	NC55	NC152	L11
D14	NC56	NC149	L2
E1	NC57	NC142	L1
E2	NC58	NC141	K14
E3	NC59	NC140	K13
E12	NC68	NC139	K12
E13	NC69	NC138	K3
E14	NC70	NC129	K2
F1	NC71	NC128	K1
F2	NC72	NC127	J14
F3	NC73	NC126	J13
F12	NC82	NC125	J12
F13	NC83	NC124	J3
F14	NC84	NC115	J2
G1	NC85	NC114	J1
G2	NC86	NC113	H14
G12	NC96	NC112	H13
G13	NC97	NC111	H12
G14	NC98	NC110	H3
		NC101	H2
		NC100	H1
		NC99	
A7	RFU1		P10
E5	RFU2	RFU9	P7
E8	RFU3	RFU8	K7
G3	RFU4	RFU7	K6
G10	RFU5	RFU6	

EMMC B153 2L
BGA153_13RX11R5X0R9_2L



armsom

<https://armsom.org/>

Project: ArmSoM-Sige5

File: Flash-eMMC

Date: Wednesday, May 22, 2024



Rev: V1.1

Designed by: Park

Reviewed by: <Checker>

Sheet: 15 of 25

UFS Flash



Note:
These caps should be placed close to the pin of UFS device

Note:
The capacitance value of these capacitors depends on the selected UFS device

Note:
For particles above UFS4.0, Pin B13, P3, and P6 need to refer to the particle datasheet for design


UFS POWER






	VCCQ	VCCQ2	VCC
UFS2.0	1.2V	1.8V	3.3V
UFS2.1	No Connect	1.8V	3.3V
UFS2.2	No Connect	1.8V	3.3V
UFS3.0	1.2V	No Connect	2.5V/3.3V
UFS3.1	1.2V	No Connect	2.5V/3.3V
UFS4.0	1.2V	No Connect	2.5V

Sequence: VCCQ2->VCCQ, VCC is independent




Default UFS device: UFS2.2

Note: Do not support UFS4.0 Device!
The power ball that is not used at the particle must be kept floating.




[illegible]


Giga PHY1_WAN



VCC_PHY0_IO Voltage Config



PHY Address Config





Pull-up for additional 2ns delay to RXC for data latching




Pull-up for additional 2ns delay to TXC for data latching




Pull-up to disable PLL @ ALDPS mode(Low power mode)





VCCIO6: Default 1.8V






Close to PIN11,40




TF CARD








M.2_PCIE






CSI0 MIPI



CS1_MIP1



DSI MIPI











D

C

B

A





Revision History

Version	Date	By	Change Dscription	Approved
V1.0	2024-03-27	SL Chen	First release;	
V1.1	2024-05-15	SL Chen	1.U1/U2 Pin5 connect to output; TF_DET_L connect to VCC_1V8_S3; J23 Pin2&Pin3 change position; 2.J25 MIPI_DPHY_CSI3_CAM_CLKOUT&MIPI_DPHY_CSI4_CAM_CLKOUT_CON change position;	