


Reference Schematics For RK3588S

RK3588S_Tablet_Demo_SCH

Main Functions Introduction

- 1) Charger: 1Cell Battery_QC
- 2) PMIC: 1 x RK806-1+DiscretePower
- 3) RAM: 2 x 32bits LPDDR4/4x
- 4) ROM: eMMC5.1(Default)
- 5) Support: 1 x Type-C 3.0(with DP function)
- 6) Support: 1 x 4Lanes MIPI D/CPHY RX Camera
- 7) Support: 1 x 2Lanes MIPI DPHY RX Camera
- 8) Support: 1 x 4Lanes MIPI D/CPHY TX
- 9) Support: a/b/g/n/ac/ax 2T2R WIFI(PCIE) + BT5.0
- 11) Support: 1 x Headphone + 2 x Speaker out + 1 x Analog MIC
- 12) Support: 2 x PDM MIC Array
- 13) Support: Gyroscope+G-sensor+Ambient Light+Proximity

Rockchip Confidential



Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo				
File:	00.Cover Page				
Date:	Friday, January 07, 2022			Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet:	1 of 32

Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram_PoweTree-1cell
Page 5	05.System Power Sequence
Page 6	06.Lower-Speed Bus Map
Page 7	07.USB Controller Configure Tab
Page 8	08.PCIE Fun Map
Page 9	10.RK3588S_Power/GND
Page 10	11.RK3588S_OSC/PLL/PMUIO
Page 11	12.RK3588S DDR Controler
Page 12	13.RK3588S Flash/SD Controller
Page 13	14.RK3588S_USB20/USB30/DP PHY
Page 14	15.RK3588S_SARADC/1.8V GPIO
Page 15	16.RK3588S_MIPi Interface
Page 16	17.RK3588S_HDMI/eDP Interface
Page 17	18.RK3588S_PCIE2/SATA3/USB3 PHY
Page 18	19.RK3588S GPIO
Page 19	20.Power_1Cell_QC
Page 20	22.Power-PMIC_RK806-1
Page 21	23.Power_Ext Discrete
Page 22	24.RTC
Page 23	38.DRAM-LPDDR4/4X_200P_2X32bit
Page 24	40.eMMC Flash
Page 25	46.VI-Camera MIPi CSI0-RX
Page 26	47.VI-Camera_MIPi-DPHY-RX
Page 27	55.VO-MIPi DPHY-TX
Page 28	63.WIFI/BT-PCIE_2T2R(AP6275PR3)
Page 29	70.Audio Codec-ES8388
Page 30	90.Sensor
Page 31	92.KEY Array
Page 32	93.Debug UART/JTAG Port
Page 33	
Page 34	
Page 35	
Page 36	
Page 37	
Page 38	
Page 39	
Page 40	
Page 41	
Page 42	
Page 43	
Page 44	
Page 45	
Page 46	
Page 47	
Page 48	
Page 49	
Page 50	
Page 51	
Page 52	

Note

The power suffix S0 or S3 means:

S3: Keep power On during sleeping

S0:Power off during sleeping

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description

Note

Option

Notes

NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily

2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:

Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK3588S_Demo

File: 01.Index and Notes


Date: Friday, January 07, 2022 Rev: V10

Designed by: Joseph Reviewed by: <Checker> Sheet: 2 of 32

Revision History

Version	Date	By	Change Dscription	Approved
V1.0	2022-01-05	Joseph.Wei	1:Revision preliminary version	
V1.1	2022-02-18	Joseph.Wei	1.C1604,C1612的电容改成1uF/4V。 2.为了减少待机功耗，将PMUIO2电源域改成1.8V，此IO域对应外设IO电压相应修改 3.把L2203，L2205，L2207，L2300，L2301，L2302电感由0.22uH(TDK)改为0.24uH(Sunlord); L2201的电感由0.22uH(TDK)改为0.22uH (Sunlord)，封装IND_404020。	


Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo				
File:	02.Revision History				
Date:	Wednesday, February 23, 2022			Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet:	3 of 32


RK3588S Tablet Demo Block Diagram for 1-Cell Charger



Power tree for 1-Cell Charger



Power Sequence



Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC_SYSIN	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO_S3	RK806-1_PLDO1	0.5A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO2	0.3A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT_BUCK or LDO	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO1	Pin N36 N37	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin V37 Y37	1.8V or 3.3V	PMUIO2_1V8	VCC_1V8_S3	1.8V
EMMCIO	Pin V35 V36	1.8V Only	PMUIO2	VCC_1V8_S3	1.8V
	Pin AC35		EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin AC36				
	Pin H31	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AK11	1.8V or 3.3V	VCCIO2_1V8	VCC_1V8_S0	1.8V
	Pin AK10		VCCIO2	VCC_1V8_S0	1.8V
VCCIO4	Pin G27 G28	1.8V or 3.3V	VCCIO4_1V8	VCC_1V8_S0	1.8V
	Pin G31		VCCIO4	VCC_1V8_S0	1.8V
VCCIO5	Pin AF35 AF36	1.8V or 3.3V	VCCIO5_1V8	VCC_1V8_S0	1.8V
	Pin AC33 AC34		VCCIO5	VCC_1V8_S0	1.8V
VCCIO6	Pin A134	1.8V or 3.3V	VCCIO6_1V8	VCC_1V8_S0	1.8V
	Pin A133 AM33		VCCIO6	VCC_3V3_S0	3.3V

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd


Project: RK3588S_Demo

File: 05.System Power Sequence


Date: Monday, January 24, 2022 Rev: V10

Designed by: Joseph Reviewed by: <Checker> Sheet: 5 of 32



I2C MAP




UART MAP



Controller Name	Pin Name	Type-C Function	DP4Lane USB20 OTG		USB20 OTG+DP2Lane Function		USB20 OTG+DP4Lane Function		USB20 OTG+DP4Lane Function	
			OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2
USB20 OTG0 Device or Host	TPP200_USB0/DSP_AIN0P	TPP200_USB0	DSP_AIN0P	DSP_AIN0P	DSP_AIN0P	DSP_AIN0P	DSP_AIN0P	DSP_AIN0P	DSP_AIN0P	DSP_AIN0P
	TPP200_USB0/DSP_AIN0N	TPP200_USB0	DSP_AIN0N	DSP_AIN0N	DSP_AIN0N	DSP_AIN0N	DSP_AIN0N	DSP_AIN0N	DSP_AIN0N	DSP_AIN0N
	TPP200_USB0P1/DSP_TX0P	TPP200_USB0P1	DSP_TX0P	DSP_TX0P	TPP200_USB0P1	DSP_TX0P	DSP_TX0P	DSP_TX0P	DSP_TX0P	DSP_TX0P
	TPP200_USB0P1/DSP_TX0N	TPP200_USB0P1	DSP_TX0N	DSP_TX0N	TPP200_USB0P1	DSP_TX0N	DSP_TX0N	DSP_TX0N	DSP_TX0N	DSP_TX0N
	TPP200_USB0P2/DSP_TX1P	TPP200_USB0P2	DSP_TX1P	DSP_TX1P	TPP200_USB0P2	DSP_TX1P	DSP_TX1P	DSP_TX1P	DSP_TX1P	DSP_TX1P
	TPP200_USB0P2/DSP_TX1N	TPP200_USB0P2	DSP_TX1N	DSP_TX1N	TPP200_USB0P2	DSP_TX1N	DSP_TX1N	DSP_TX1N	DSP_TX1N	DSP_TX1N
USB20 OTG0 Device or Host	TPP200_USB0P3/DSP_TX2P	TPP200_USB0P3	DSP_TX2P	DSP_TX2P	TPP200_USB0P3	DSP_TX2P	DSP_TX2P	DSP_TX2P	DSP_TX2P	DSP_TX2P
	TPP200_USB0P3/DSP_TX2N	TPP200_USB0P3	DSP_TX2N	DSP_TX2N	TPP200_USB0P3	DSP_TX2N	DSP_TX2N	DSP_TX2N	DSP_TX2N	DSP_TX2N
	TPP200_USB0P4/DSP_TX3P	TPP200_USB0P4	DSP_TX3P	DSP_TX3P	TPP200_USB0P4	DSP_TX3P	DSP_TX3P	DSP_TX3P	DSP_TX3P	DSP_TX3P
	TPP200_USB0P4/DSP_TX3N	TPP200_USB0P4	DSP_TX3N	DSP_TX3N	TPP200_USB0P4	DSP_TX3N	DSP_TX3N	DSP_TX3N	DSP_TX3N	DSP_TX3N
	TPP200_USB0P5/DSP_TX4P	TPP200_USB0P5	DSP_TX4P	DSP_TX4P	TPP200_USB0P5	DSP_TX4P	DSP_TX4P	DSP_TX4P	DSP_TX4P	DSP_TX4P
	TPP200_USB0P5/DSP_TX4N	TPP200_USB0P5	DSP_TX4N	DSP_TX4N	TPP200_USB0P5	DSP_TX4N	DSP_TX4N	DSP_TX4N	DSP_TX4N	DSP_TX4N
USB20 OTG2 Device or Host	TPP200_USB20_OTG0P	TPP200_USB20_OTG0	TPP200_USB20_OTG0P	TPP200_USB20_OTG0P	TPP200_USB20_OTG0P	TPP200_USB20_OTG0P	TPP200_USB20_OTG0P	TPP200_USB20_OTG0P	TPP200_USB20_OTG0P	TPP200_USB20_OTG0P
	TPP200_USB20_OTG0N	TPP200_USB20_OTG0	TPP200_USB20_OTG0N	TPP200_USB20_OTG0N	TPP200_USB20_OTG0N	TPP200_USB20_OTG0N	TPP200_USB20_OTG0N	TPP200_USB20_OTG0N	TPP200_USB20_OTG0N	TPP200_USB20_OTG0N
			OPTION1	OPTION2						
			USB20_HOST	USB20_HOST						
	PCIE20_2_W0P/STAT10_2_P0P/USB20_2_ST2PXP		USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP
	PCIE20_2_W0P/STAT10_2_P0N/USB20_2_ST2PXN		USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN
USB20 HOST0	PCIE20_2_W0P/STAT10_2_P0P/USB20_2_ST2PXP		USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP
	PCIE20_2_W0P/STAT10_2_P0N/USB20_2_ST2PXN		USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN
			OPTION1	OPTION2						
			USB20_HOST	USB20_HOST						
	PCIE20_2_W0P/STAT10_2_P0P/USB20_2_ST2PXP		USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP
	PCIE20_2_W0P/STAT10_2_P0N/USB20_2_ST2PXN		USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN
USB20 HOST1	PCIE20_2_W0P/STAT10_2_P0P/USB20_2_ST2PXP		USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP
	PCIE20_2_W0P/STAT10_2_P0N/USB20_2_ST2PXN		USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN	USB20_2_ST2PXN
			OPTION1	OPTION2						
			USB20_HOST	USB20_HOST						
	PCIE20_2_W0P/STAT10_2_P0P/USB20_2_ST2PXP		USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP	USB20_2_ST2PXP
	PCIE20_2_W0P/STAT10_2_P0N/USB20_2_ST2PXN		USB20_2_ST2PXN	USB20_2_ST2PXN						




PCIe/SATA Connector Diagram



PCIe Controller Configure Table

Controller Name	Data & Clk Lane Configure		Control GPIO
	CLK LANE	DATA LANE	
PCIE20X1_1 RC	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TX PCIE20_2_RX	PCIE20X1_1_CLKREQ M* PCIE20X1_1_WAKEN M* PCIE20X1_1_PERSTN M* PCIE20X1_1_BUTTON_RSTN
PCIE20X1_2 RC	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TX PCIE20_0_RX	PCIE20X1_2_CLKREQ M* PCIE20X1_2_WAKEN M* PCIE20X1_2_PERSTN M* PCIE20X1_2_BUTTON_RSTN

PCIe2.0 REFCLK



Note:

PCIE20_*_REFCLKP/N is output or input gpio
M*=Mean to M0 or M1 or M2, It's the same source, Just multiplex to M0 or M1 or M2, Only use one at the same time.

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK3588S_Demo

File: 08.PCIE Fun Map

Date: Friday, January 07, 2022 Rev: V10

Designed by: Joseph Reviewed by: <Checker> Sheet: 8 of 32

lokum notebook
ROCKCHIP RK3588S 8
LPDDR4 DEBIAN LINUX
ANDROID 12

Designed by:	Joseph	Reviewed by:	<Checker>	Sheet	9 of 32
--------------	--------	--------------	-----------	-------	---------

RK3588S (OSC/PLL/PMUIO1)

Note:

Adjusted the load capacitance
according to the crystal specification

The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.


$$CL = \{CL1 * CL2 / (CL1 + CL2)\} + PCB \text{ strays}$$

$$\text{Total } CL \leq 12pF$$


KRISTAL

Note:

The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package



RK3588S (PMUIO2)



Rockchip Confidential
Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo				
File:	11.RK3588S_osc/PLL/PMUIO				
Date:	Monday, January 24, 2022			Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet	10 of 32

RK3588S (DDR PHY) LPDDR5 MICRON-SAMSUNG VEYA KINGSTON

U1000A RK3588S

DDR_CH0_DQ0_A
DDR_CH0_DQ1_A
DDR_CH0_DQ2_A
DDR_CH0_DQ3_A
DDR_CH0_DQ4_A
DDR_CH0_DQ5_A
DDR_CH0_DQ6_A
DDR_CH0_DQ7_A
DDR_CH0_DQ8_A
DDR_CH0_DQ9_A
DDR_CH0_DQ10_A
DDR_CH0_DQ11_A
DDR_CH0_DQ12_A
DDR_CH0_DQ13_A
DDR_CH0_DQ14_A
DDR_CH0_DQ15_A

DDR_CH0_DM0_A
DDR_CH0_DM1_A

DDR_CH0_DQS0P_A
DDR_CH0_DQS0N_A
DDR_CH0_DQS1P_A
DDR_CH0_DQS1N_A

DDR_CH0_CLKP_A
DDR_CH0_CLKN_A

DDR_CH0_A0_A
DDR_CH0_A1_A
DDR_CH0_A2_A
DDR_CH0_A3_A
DDR_CH0_A4_A
DDR_CH0_A5_A

DDR_CH0_LP4/4X_CKE0_A
DDR_CH0_LP4/4X_CKE1_A

DDR_CH0_LP4/4X_CS0_A
DDR_CH0_LP4/4X_CS1_A

DDR_RESET

VDDQ_DDR_S0
VDDA_DDR_PLL_S0
AVDD1V8_DDR_PLL_S0

VDD_DDR_S0

DDR_CH0_VDD_1
DDR_CH0_VDD_2
DDR_CH0_VDD_3
DDR_CH0_VDD_4

DDR_CH0_DQ0_B
DDR_CH0_DQ1_B
DDR_CH0_DQ2_B
DDR_CH0_DQ3_B
DDR_CH0_DQ4_B
DDR_CH0_DQ5_B
DDR_CH0_DQ6_B
DDR_CH0_DQ7_B
DDR_CH0_DQ8_B
DDR_CH0_DQ9_B
DDR_CH0_DQ10_B
DDR_CH0_DQ11_B
DDR_CH0_DQ12_B
DDR_CH0_DQ13_B
DDR_CH0_DQ14_B
DDR_CH0_DQ15_B

DDR_CH0_DM0_B
DDR_CH0_DM1_B

DDR_CH0_DQS0P_B
DDR_CH0_DQS0N_B
DDR_CH0_DQS1P_B
DDR_CH0_DQS1N_B

DDR_CH0_CLKP_B
DDR_CH0_CLKN_B

DDR_CH0_A0_B
DDR_CH0_A1_B
DDR_CH0_A2_B
DDR_CH0_A3_B
DDR_CH0_A4_B
DDR_CH0_A5_B

DDR_CH0_LP4/4X_CKE0_B
DDR_CH0_LP4/4X_CKE1_B

DDR_CH0_LP4/4X_CS0_B
DDR_CH0_LP4/4X_CS1_B

DDR_RESET

VDDQ_DDR_S0

DDR_CH0_VDD_1
DDR_CH0_VDD_2
DDR_CH0_VDD_3
DDR_CH0_VDD_4

DDR_CH1_DQ0_C
DDR_CH1_DQ1_C
DDR_CH1_DQ2_C
DDR_CH1_DQ3_C
DDR_CH1_DQ4_C
DDR_CH1_DQ5_C
DDR_CH1_DQ6_C
DDR_CH1_DQ7_C
DDR_CH1_DQ8_C
DDR_CH1_DQ9_C
DDR_CH1_DQ10_C
DDR_CH1_DQ11_C
DDR_CH1_DQ12_C
DDR_CH1_DQ13_C
DDR_CH1_DQ14_C
DDR_CH1_DQ15_C

DDR_CH1_DM0_C
DDR_CH1_DM1_C

DDR_CH1_DQS0P_C
DDR_CH1_DQS0N_C
DDR_CH1_DQS1P_C
DDR_CH1_DQS1N_C

DDR_CH1_CLKP_C
DDR_CH1_CLKN_C

DDR_CH1_A0_C
DDR_CH1_A1_C
DDR_CH1_A2_C
DDR_CH1_A3_C
DDR_CH1_A4_C
DDR_CH1_A5_C

DDR_CH1_LP4/4X_CKE0_C
DDR_CH1_LP4/4X_CKE1_C

DDR_CH1_LP4/4X_CS0_C
DDR_CH1_LP4/4X_CS1_C

VDDQ_DDR_S0

VDDA_DDR_PLL_S0
AVDD1V8_DDR_PLL_S0

VDD_DDR_S0

DDR_CH1_VDD_1
DDR_CH1_VDD_2
DDR_CH1_VDD_3

U1000B RK3588S

DDR_CH1_DQ0_D
DDR_CH1_DQ1_D
DDR_CH1_DQ2_D
DDR_CH1_DQ3_D
DDR_CH1_DQ4_D
DDR_CH1_DQ5_D
DDR_CH1_DQ6_D
DDR_CH1_DQ7_D
DDR_CH1_DQ8_D
DDR_CH1_DQ9_D
DDR_CH1_DQ10_D
DDR_CH1_DQ11_D
DDR_CH1_DQ12_D
DDR_CH1_DQ13_D
DDR_CH1_DQ14_D
DDR_CH1_DQ15_D

DDR_CH1_DM0_D
DDR_CH1_DM1_D

DDR_CH1_DQS0P_D
DDR_CH1_DQS0N_D
DDR_CH1_DQS1P_D
DDR_CH1_DQS1N_D

DDR_CH1_CLKP_D
DDR_CH1_CLKN_D

DDR_CH1_A0_D
DDR_CH1_A1_D
DDR_CH1_A2_D
DDR_CH1_A3_D
DDR_CH1_A4_D
DDR_CH1_A5_D

DDR_CH1_LP4/4X_CKE0_D
DDR_CH1_LP4/4X_CKE1_D

DDR_CH1_LP4/4X_CS0_D
DDR_CH1_LP4/4X_CS1_D

VDDQ_DDR_S0

VDDA_DDR_PLL_S0
AVDD1V8_DDR_PLL_S0

VDD_DDR_S0

DDR_CH1_VDD_1
DDR_CH1_VDD_2
DDR_CH1_VDD_3

DDR_CH1_DQ0_D
DDR_CH1_DQ1_D
DDR_CH1_DQ2_D
DDR_CH1_DQ3_D
DDR_CH1_DQ4_D
DDR_CH1_DQ5_D
DDR_CH1_DQ6_D
DDR_CH1_DQ7_D
DDR_CH1_DQ8_D
DDR_CH1_DQ9_D
DDR_CH1_DQ10_D
DDR_CH1_DQ11_D
DDR_CH1_DQ12_D
DDR_CH1_DQ13_D
DDR_CH1_DQ14_D
DDR_CH1_DQ15_D

DDR_CH1_DM0_D
DDR_CH1_DM1_D

DDR_CH1_DQS0P_D
DDR_CH1_DQS0N_D
DDR_CH1_DQS1P_D
DDR_CH1_DQS1N_D

DDR_CH1_CLKP_D
DDR_CH1_CLKN_D

DDR_CH1_A0_D
DDR_CH1_A1_D
DDR_CH1_A2_D
DDR_CH1_A3_D
DDR_CH1_A4_D
DDR_CH1_A5_D

DDR_CH1_LP4/4X_CKE0_D
DDR_CH1_LP4/4X_CKE1_D

DDR_CH1_LP4/4X_CS0_D
DDR_CH1_LP4/4X_CS1_D






VDDQ_DDR_S0

VDDA_DDR_PLL_S0
AVDD1V8_DDR_PLL_S0

VDD_DDR_S0

DDR_CH1_VDD_1
DDR_CH1_VDD_2
DDR_CH1_VDD_3

LPDDR4 FILTRE CAP



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK3588S_Demo

File: 12.RK3588S_DDR_Controller

Date: Monday, January 24, 2022


Designed by: Joseph

Reviewed by: <Checker>

Rev: V10

Sheet: 11 of 32

RK3588S (EMMCIO Domain)



RK3588S (VCCIO2 Domain)



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK3588S Demo

File:	13.RK3588S Flash/SD Controller
--------------	---------------------------------------

Date:	Wednesday, January 12, 2022	Rev:	V10
-------	-----------------------------	------	-----

Designed by:	Joseph	Reviewed by:	<Checker>	Sheet:	12 of 32
--------------	--------	--------------	-----------	--------	----------

RK3588S (USB3.0/DP1.4)

USB_3.0 PORTLAR

USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0-3
Option2	TYPEC x4Lane	SSTX 1P/1N SSTX 2P/2N SSRX 1P/1N SSRX 2P/2N
Option3	USB30X2Lane+DPX2Lane	USB30:SSTX 1P/1N SSRX 1P/1N DP:Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30:SSTX 2P/2N SSRX 2P/2N DP:Lane0 Lane1

DP Lane
Swap Off:
Lane0/1/2/3_TXdata mapping to Lane0/1/2/3_TXDP/N
Swap On:
Lane0/1/2/3_TXdata mapping to Lane2/3/0/1_TXDP/N

U1000L RK3588S

USB 3.0 OTG of TYPECO /DP1.4 ALT


USB:U3/Gen1
DP:RBR/HBR/HBR2/HBR3

POWER

TYPECO_SBU1/DP0_AUXP BA8 >>> TYPECO_SBU1
TYPECO_SBU2/DP0_AUXN BB8 >>> TYPECO_SBU2
TYPECO_SSRX1P/DP0_TXOP BB10 >>> TYPECO_SSRX1P
TYPECO_SSRX1N/DP0_TXON BA10 >>> TYPECO_SSRX1N
TYPECO_SSTX1P/DP0_TX1P BB11 >>> TYPECO_SSTX1P
TYPECO_SSTX1N/DP0_TX1N BA11 >>> TYPECO_SSTX1N
TYPECO_SSRX2P/DP0_TX2P BB13 >>> TYPECO_SSRX2P
TYPECO_SSRX2N/DP0_TX2N BA13 >>> TYPECO_SSRX2N
TYPECO_SSTX2P/DP0_TX3P BB14 >>> TYPECO_SSTX2P
TYPECO_SSTX2N/DP0_TX3N BA14 >>> TYPECO_SSTX2N

TYPEC&DP MUX Differential Pair:
DATE:95 Ohm +10%
For Typec

USB30 Differential Pair: DP Differential Pair:
DATE:90 Ohm +10% DATE:100 Ohm +10%
For USB30 For DP



Do not delete!!!
If TYPECO is not used:
Signal:leave floating
REXT:8.2K ohm 1% resistor must
be connected externally
Power: Must supply power


RK3588S (USB2.0)

U1000K RK3588S

USB2.0 OTG of TYPECO

HS/FS/LS

Download Port



USB2.0 HOST0

HS/FS/LS

USB20_HOST0_DP (AN6) >>> USB20_OTG_DP
USB20_HOST0_DM (AV6) >>> USB20_OTG_DM
USB20_HOST0_REXT (AN5) >>> USB20_OTG_REXT

USB2.0 HOST1

HS/FS/LS

USB20_HOST1_DP (AV7) >>> USB20_OTG_DP
USB20_HOST1_DM (AW7) >>> USB20_OTG_DM
USB20_HOST1_REXT (AU6) >>> USB20_OTG_REXT

USB2.0 POWER

USB20_DVDD_0V75_1 (AT11) >>> VDDA_0V75_S0
USB20_DVDD_0V75_2 (AT12) >>> VDDA_0V75_S0

USB20_AVDD_1V8_1 (AT13) >>> VDDA_1V8_S0
USB20_AVDD_1V8_2 (AT14) >>> VDDA_1V8_S0

USB20_AVDD_3V3 (AT10) >>> VDDA_3V3_S0

USB20 Differential Pair:
DATE:90 Ohm +10%

Note:

The USB20_VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 24K ohm resistor.The VBUSDETpin voltage range <=3.3V.

Note:

TYPECO_USB20_OTG:

DP/DM:Must used for download
ID:According to demand,if not used,Leave floating
VBUSDET:Must provide
REXT:200ohm 1% resistor must be connected externally
Power: Must supply power

USB20_HOST0/USB20_HOST1:

If not used:
DP/DM:Leave floating
REXT:Leave floating

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential

Rackchip Rockchip Electronics Co., Ltd

Project: RK3588S_Demo

File: 14.RK3588S_USB20/USB30/DP_PHY


Date: Wednesday, February 23, 2022 Rev: V10

Designed by: Joseph Reviewed by: <Checker> Sheet: 13 of 32

```

———>> SARADC_VIN1_KEY/RECOVERY
———>> SARADC_VIN2_LCD_ID
———>> SARADC_VIN4_BATT_TC_L


```



Item	Rup	Rdown	ADC	BOOT MODE(saradc_in5)
LEVEL1	DNP	100K	0	USB (Maskrom mode)
LEVEL2	100K	20K	682	SD Card-USB
LEVEL3	100K	51K	1365	EMMC-USB
LEVEL4	100K	100K	2047	FSPI M0-USB
LEVEL5	100K	200K	2730	FSPI M1-USB
LEVEL6	100K	499K	3412	FSPI M2-USB
LEVEL7	100K	DNP	4095	FSPI M2-FSPI M0-EMMC SD Card-USB

U1000G RK3588S

VCCIO1 Domain
Operating Voltage=1.8V Only



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential
Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo				
File:	15.RK3588S_SARADC/1.8V GPIO				
Date:	Friday, January 14, 2022			Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet:	14 of 32

RK3588S (HDMI2.1 TX/eDP1.3 TX)


HDMI VERSIYON 2.1

Note:

The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.

eDP TX
100 Ohm $\pm 10\%$

HDMI TX
100 Ohm $\pm 10\%$



Note:

If not used:
Signal: leave floating
Power: Floating or tie to VSS

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package


Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	17.RK3588S_HDMI/eDP Interface		
Date:	Friday, January 07, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	16 of 32		

RK3588S (PCIE20/SATA30/USB30)

PCIE20 VE SATA PORT USB 3.0



CLK Differential Pair:
100 Ohm±10%
DATA Differential Pair:
PCIE20: 85 Ohm±10%
SATA30: 100 Ohm±10%
USB30: 90ohm±10%

Note:
If not used:
Signal:leave floating
Power: Tie to VSS

Note:
Caps of between dashed green lines and U1000
should be placed under the U1000 package

PCIE2.0 PHY

Controller Name	Data & Clk Lane Configure		Control GPIO
	CLK LANE	DATA LANE	
PCIE20X1_1 RC	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TX PCIE20_2_RX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN
PCIE20X1_2 RC	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TX PCIE20_0_RX	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK3588S_Demo

File: 18.RK3588S_PCIE2/SATA3/USB3_PHY

Date: Friday, January 07, 2022 Rev: V10

Designed by: Joseph Reviewed by: <Checker> Sheet: 17 of 32


RK3588S (VCCIO6 Domain)




Note:
BT1120 Only Support Output




PMIC1 RK806-1




PMIC RK806-1 BUCK



PMIC RK806-1 Management




PMIC RK806-1 LDO




VDD_CPU_BIG0

ARM CPU BESLEME CPU-BIG




VDD_CPU_BIG1




VDD_NPU

YAPAY ZEKA ÇEKİRDEK BESLEME




VCC_1V1_NLDO



3.3V REGÜLATOR

VCC_3V3_S0




Rockchip Confidential
Rackchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo			
File:	23.Power_Ext Discrete			
Date:	Wednesday, February 23, 2022	Rev:	V10	
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet: 21 of 32

ZAMANLAMA ÜNİTESİ


RTC IC

RTC_INT_L
I2C6_SCL_M3
I2C6_SDA_M3



Address:Read A3H,Write A2H



Rockchip Confidential



Rockchip Electronics Co., Ltd





Project:	RK3588S_Demo				
File:	24.RTC				
Date:	Friday, January 07, 2022			Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet:	22 of 32

Rockchip Confidential




eMMC Flash

MULTI MEDYA KART GİRİŞLER





Rockchip Confidential



Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo						
File:	40.eMMC Flash						
Date:	Friday, January 07, 2022				Rev:	V10	
Designed by:	Joseph	Reviewed by:	<Checker>		Sheet:	24 of 32	

KAMERA

[illegible]

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo				
File:	46.VI-Camera MIPI CSI0-RX				
Date:	Friday, January 07, 2022			Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet:	25 of 32

VI-Camera DPHY_RX

后摄: S5K3L6XX03-FGX9

MIIPI_DPHY0_RX_CLKP
MIIPI_DPHY0_RX_CLKN
MIIPI_DPHY0_RX_D0P
MIIPI_DPHY0_RX_D0N
MIIPI_DPHY0_RX_D1P
MIIPI_DPHY0_RX_D1N
MIIPI_DPHY0_RX_D2P
MIIPI_DPHY0_RX_D2N
MIIPI_DPHY0_RX_D3P
MIIPI_DPHY0_RX_D3N



MIIPI_CAM1_CLKROUT

MIIPI_CAM1_PWREN_H

MIIPI_CAM1_RST_L




I2C5_SCL_M3_CAM

I2C5_SDA_M3_CAM



MIPI DPHY TX


Power REGÜLATÖR




VEE5V8_LCD -5.8V Max 150mA

VDD5V8_LCD 5.8V Max 150mA


VCC_1V8_LCD 1.8V Max 100mA



WIFI-6 VE BLUETOOTH MODÜLLERİ VE BAĞLANTILAR




CODEC ES8388




SES ÜNİTELERİ

SPEAKER



Analog MIC



Rockchip Confidential



Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo				
File:	70.Audio Codec-ES8388				
Date:	Friday, January 07, 2022			Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet:	29 of 32

>>I2C3_SCL_M1_Sensor
<< >>I2C3_SDA_M1_Sensor
<<RGB_INT_L
<<ALPS_INT_L

Sensor

I2C3_SCL_M1_Sensor I2C_SCL_SENSOR
I2C3_SDA_M1_Sensor I2C_SDA_SENSOR




MAX: 1.5A

FLASH_LED J1
CONTACT_L0475

J3
CONTACT_L0475

Flashlight

PLS+ALS




Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	90.Sensor		
Date:	Friday, January 07, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	30	of	32


KEY Array



Reset_Key

RESET_L
PWRON_L

PWR_Key




Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Demo		
File:	92.KEY Array		
Date:	Friday, January 07, 2022	Rev:	V10
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	31	of	32

UART Debug

JTAG Debug



Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK3588S_Demo

File: 93.Debug UART/JTAG Port

Date: Friday, January 07, 2022 Rev: V10

Designed by: Joseph Reviewed by: <Checker> Sheet: 32 of 32