

## LPDDR5 SDRAM

# MT62F512M32D2, MT62F1G32D4, MT62F2G32D8, MT62F512M64D4, MT62F1G64D8

Features	Options	Marking
<ul> <li>Architecture</li> <li>12.8 GB/s maximum bandwidth per channel</li> <li>Frequency range: 800–5 MHz (data rate range per</li> </ul>	<ul> <li>V<sub>DD1</sub>/V<sub>DD2H</sub>/V<sub>DD2L</sub>/V<sub>DDQ</sub> (ODTon)/ (ODToff): 1.8V/1.05V/0.9V/0.5V/0.3V</li> <li>Array configuration</li> </ul>	F
pin: 6400–40 Mb/s with WCK:CK = 4:1)	- 512 Meg x 32 (2 channels x16 I/O)	512M32
- Selectable CKR (WCK:CK = 2:1 or 4:1)	– 1 Gig x 32 (2 channels x16 I/O)	1G32
• LPDDR5 data interface	– 2 Gig x 32 (2 channels x16 I/O)	2G32
– Single x16 channel/die	– 512 Meg x 64 (4 channels x16 I/O)	512M64
<ul> <li>Double-data-rate command/address entry</li> </ul>	– 1 Gig x 64 (4 channels x16 I/O)	1G64
<ul> <li>Differential command clocks (CK_t/CK_c) for</li> </ul>	<ul> <li>Device configuration</li> </ul>	
high-speed operation	– 512M16 × 2 die in package	D2
<ul><li>Differential data clocks (WCK_t/WCK_c)</li></ul>	– 512M16 × 4 die in package	D4
<ul><li>Optional differential read strobe (RDQS_t/RDQS_c)</li></ul>	– 512M16 × 8 die, 1024M8 × 8 die in pack-	- D8
- 16 <i>n</i> -bit or 32 <i>n</i> -bit prefetch architecture	age	
<ul><li>4KB page size with 8-bank (8B mode), 2KB page size with bank group (BG mode), or 16-bank (16B mode)</li></ul>	<ul> <li>FBGA "green" package</li> <li>315-ball TFBA (12.4mm × 15.0mm,</li> </ul>	DR
operation	seated height: 1.1mm MAX, Ø0.48SMD)	
- Command-selectable burst lengths (BL = 16 or 32)	– 315-ball TFBA (12.4mm × 15.0mm,	DS
in bank group or 16-bank modes	seated height: 1.1mm MAX, Ø0.48SMD)	
<ul> <li>Background ZQ calibration/command-based ZQ calibration</li> </ul>	<ul> <li>441-ball TFBA (14.0mm × 14.0mm, seated height: 1.1mm MAX, Ø0.44SMD)</li> </ul>	EK )
<ul> <li>Optional link protection (link ECC)</li> </ul>	<ul> <li>Speed grade, cycle time (<sup>t</sup>WCK)</li> </ul>	
<ul> <li>Partial-array self refresh (PASR) and partial-array</li> </ul>	– 6400 Mb/s	-031
auto refresh (PAAR) with segment mask	<ul> <li>Operating temperature:</li> </ul>	
• Ultra-low-voltage core and I/O power supplies	− −25°C to +85°C	WT
$-V_{DD1} = 1.70-1.95V$ ; 1.8V NOM	-40°C to $+95$ °C	IT
$-V_{DD2H} = 1.01-1.12V; 1.05V NOM$	• Revision	:В
$-V_{DD2L} = V_{DD2H}$ or 0.87–0.97V; 0.9V NOM		
- V <sub>DDQ</sub> = 0.5V NOM or 0.3V NOM (ODT off)		
• I/O characteristics		
- Interface-LVSTL 0.5/0.3		
<ul> <li>I/O type: Low-swing single-ended, V<sub>SS</sub> terminated</li> <li>V<sub>OH</sub>-compensated output drive</li> </ul>		
<ul> <li>V<sub>OH</sub>-compensated output thive</li> <li>Programmable V<sub>SS</sub> on-die termination (ODT)</li> </ul>		
- 1 Togrammable vss on-die termination (OD1)		

- Non target ODT support

single-ended RDQS

- DVFSC: Dynamic voltage frequency scaling core

- Single-ended CK, single-ended WCK and

DVFSQ supportLow power features


Data copyWrite X



## LPDDR5 SDRAM Part Number Ordering Information

### **Part Number Ordering Information**

#### **Figure 1: Part Number Chart**



### **FBGA Part Marking Decoder**

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. Micron's FBGA part marking decoder is available at <a href="https://www.micron.com/decoder">www.micron.com/decoder</a>.

#### LPDDR5/LPDDR5X Data Sheet List

For general LPDDR5/LPDDR5X specifications, please refer to the data sheets below.

- General LPDDR5/LPDDR5X Specifications 1: Mode Registers
- General LPDDR5/LPDDR5X Specifications 2: AC/DC and Interface Specifications
- General LPDDR5/LPDDR5X Specifications 3: Features and Functionalities



### LPDDR5 SDRAM Important Notes and Warnings

### **Important Notes and Warnings**

Micron Technology, Inc. ("Micron") reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions. This document supersedes and replaces all information supplied prior to the publication hereof. You may not rely on any information set forth in this document if you obtain the product described herein from any unauthorized distributor or other source not authorized by Micron.

Automotive Applications. Products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets. Distributor and customer/distributor shall assume the sole risk and liability for and shall indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting directly or indirectly from any use of non-automotive-grade products in automotive applications. Customer/distributor shall ensure that the terms and conditions of sale between customer/distributor and any customer of distributor/customer (1) state that Micron products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets and (2) require such customer of distributor/customer to indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting from any use of non-automotive-grade products in automotive applications.

Critical Applications. Products are not authorized for use in applications in which failure of the Micron component could result, directly or indirectly in death, personal injury, or severe property or environmental damage ("Critical Applications"). Customer must protect against death, personal injury, and severe property and environmental damage by incorporating safety design measures into customer's applications to ensure that failure of the Micron component will not result in such harms. Should customer or distributor purchase, use, or sell any Micron component for any critical application, customer and distributor shall indemnify and hold harmless Micron and its subsidiaries, subcontractors, and affiliates and the directors, officers, and employees of each against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, or death arising in any way out of such critical application, whether or not Micron or its subsidiaries, subcontractors, or affiliates were negligent in the design, manufacture, or warning of the Micron product.

Customer Responsibility. Customers are responsible for the design, manufacture, and operation of their systems, applications, and products using Micron products. ALL SEMICONDUCTOR PRODUCTS HAVE INHERENT FAILURE RATES AND LIMITED USEFUL LIVES. IT IS THE CUSTOMER'S SOLE RESPONSIBILITY TO DETERMINE WHETHER THE MICRON PRODUCT IS SUITABLE AND FIT FOR THE CUSTOMER'S SYSTEM, APPLICATION, OR PRODUCT. Customers must ensure that adequate design, manufacturing, and operating safeguards are included in customer's applications and products to eliminate the risk that personal injury, death, or severe property or environmental damages will result from failure of any semiconductor component.

Limited Warranty. In no event shall Micron be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort, warranty, breach of contract or other legal theory, unless explicitly stated in a written agreement executed by Micron's duly authorized representative.



### LPDDR5 SDRAM General Notes

### **General Notes**

Throughout the data sheet, figures and text refer to DQs as DQ. DQ should be interpreted as any or all DQs collectively, unless specifically stated otherwise.

RDQS, CK, and WCK should be interpreted as RDQS\_t, RDQS\_c, CK\_t, CK\_c, and WCK\_t, WCK\_c respectively unless specifically stated otherwise. CA includes all CA pins used for a given density.

In timing diagrams, CMD is used as an indicator only. Actual signals occur on CA[6:0].

 $V_{REF}$  indicates  $V_{REF(CA)}$  and  $V_{REF(DO)}$ .

Complete functionality is described throughout the entire document. Any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.

Any specific requirement takes precedence over a general statement.

Any functionality not specifically stated herein is considered undefined, illegal, is not supported, and will result in unknown operation.



## **Device Configuration**

**Table 1: Die Organization in the Package (Dual Channel)** 

Die Organization	512M32 (16 Gb/package)	1G32 (32 Gb/package)	2G32 (64 Gb/package)
Channel A, rank 0	x16 mode × 1 die	x16 mode × 1 die	x8 mode × 2 die
Channel B, rank 0	x16 mode × 1 die	x16 mode × 1 die	x8 mode × 2 die
Channel A, rank 1	-	x16 mode × 1 die	x8 mode × 2 die
Channel B, rank 1	-	x16 mode × 1 die	x8 mode × 2 die

Notes: 1. Refer to the Package Block Diagram section in this data sheet.

**Table 2: Die Organization in the Package (Quad Channel)** 

Die Organization	512M64 (32 Gb/package)	1G64 (64 Gb/package)
Channel A, rank 0	x16 mode × 1 die	x16 mode × 1 die
Channel B, rank 0	x16 mode × 1 die	x16 mode × 1 die
Channel C, rank 0	x16 mode × 1 die	x16 mode × 1 die
Channel D, rank 0	x16 mode × 1 die	x16 mode × 1 die
Channel A, rank 1	-	x16 mode × 1 die
Channel B, rank 1	-	x16 mode × 1 die
Channel C, rank 1	-	x16 mode × 1 die
Channel D, rank 1	-	x16 mode × 1 die

Notes: 1. Refer to the Package Block Diagram section in this data sheet.

**Table 3: Die Addressing** 

Description	1G3 512N	132 (16 Gb/pack 2 (32 Gb/packa 164 (32 Gb/pack 54 (64 Gb/packa	ige)/ (age)/	2G32 (64 Gb/package)						
Density per die		8Gb			8Gb					
Bits		8,589,934,592			8,589,934,592					
Bank mode	BG mode	16B mode	8B mode	BG mode	16B mode	8B mode				
Configuration	32Mb × 16 DQ × 4 banks × 4BG	32Mb × 16 DQ × 16 banks	64Mb × 16 DQ × 8 banks	64Mb × 8DQ × 4 banks × 4BG	128Mb × 8DQ × 8 banks					
Number of banks	4	16	8	4	16	8				
Number of bank groups	4	1	1	4	1	1				
Array prefetch bits	256	256	512	128	128	256				
Rows per bank		32,768			65,536					
Columns		64		64						
Page size (bytes)	2048	2048	4096	1024	1024	2048				
Native burst length	16	16	32	16 16 32						

5



# LPDDR5 SDRAM Refresh Requirement Parameters

**Table 3: Die Addressing (Continued)** 

Description	1G3 512N	132 (16 Gb/pack 22 (32 Gb/packa 164 (32 Gb/pack 54 (64 Gb/packa	ige)/ (age)/	2G32 (64 Gb/package)					
Number of I/Os		16			8				
Bank address	BA[1:0]	BA[3:0]	BA[2:0]	BA[1:0]	BA[3:0]	BA[2:0]			
Bank group address	BG[1:0]	_	_	BG[1:0]	_	-			
Row address		R[14:0]			R[15:0]	•			
Column address		C[5:0]			C[5:0]				
Burst address	B[3:0]	B[3:0]	B[4:0]	B[3:0]	B[3:0]	B[4:0]			
Burst starting address boundary		128-bit		128-bit					

Notes: 1. Refer to the SDRAM Addressing section in General LPDDR5 Specifications 3.

## **Refresh Requirement Parameters**

**Table 4: Refresh Requirement Parameters** 

		8Gb		
Parameter	Symbol	BG and 16B Mode	8B Mode	Unit
REFRESH cycle time (all banks)	<sup>t</sup> RFCab	210	210	ns
REFRESH cycle time (per bank)	<sup>t</sup> RFCpb	120	120	ns
Per bank refresh to per bank refresh time (different bank)	<sup>t</sup> PBR2PBR	90	90	ns
Per bank refresh to ACTIVATE command time (different bank)	<sup>t</sup> PBR2ACT	7.5	10	ns


Notes: 1. This table only describes refresh parameters that are density dependent. Refer to Refresh Requirement section in General LPDDR5/LPDDR5X Specifications 3 for all refresh parameters.



### **Package Block Diagrams**


### **Dual Die, Dual Channel**

Figure 2: Dual-Die, Dual-Channel Package Block Diagram



### **Quad Die, Dual Channel**


Figure 3: Quad-Die, Dual-Channel Package Block Diagram





### **Eight Die, Dual Channel**

Figure 4: Eight-Die, Dual-Channel Package Block Diagram








### **Quad Die, Quad Channel**


Figure 5: Quad-Die, Quad-Channel Package Block Diagram





### **Eight Die, Quad Channel**

#### Figure 6: Eight-Die, Quad-Channel Package Block Diagram





# LPDDR5 SDRAM Ball Assignments and Descriptions

## **Ball Assignments and Descriptions**

### **Table 5: 441-Ball/Pad Descriptions**

Symbol	Туре	Description
CK_t_[A:D] CK_c_[A:D]	Input	<b>Clock:</b> CK_t and CK_c are differential clock inputs. All double data rate (DDR) command/address inputs are sampled on both crossing points of CK_t and CK_c. The first crossing point is the rising (falling) edge of CK_t (CK_c) and second crossing point is falling (rising) edge of CK_t (CK_c). Single data rate (SDR) inputs, CS is sampled on the crossing point that is the rising (falling) edge of CK_t (CK_c).
CS0_[A:D], CS1_[A:D]	Input	<b>Chip select:</b> CS is part of the command code, and is sampled on the rising (falling) edge of CK_t (CK_c) unless the device is in power-down or deep sleep mode where it becomes an asynchronous signal. Each rank (0, 1) has its own CS signals. CS1_[A:D] become NC pins in a single-rank package.
CA[6:0]_[A:D]	Input	<b>Command/address inputs:</b> Provide the command and address inputs according to the command truth table.
WCK[1:0]_t_[A:D] WCK[1:0]_c_[A:D]	Input	<b>Data clock:</b> WCK_t and WCK_c are differential clock inputs used for WRITE data capture and READ data output.
DQ[15:0]_[A:D]	I/O	Data input/output: Bidirectional data bus.
RDQS[1:0]_t_[A:D] RDQS[1:0]_c_[A:D]	I/O Output	<b>Read data strobe:</b> RDQS_t and RDQS_c are differential output clock signals used to strobe data during a READ operation. RDQS_t is also used as a parity pin during write link protection enabled. Each byte of data has RDQS_t and RDQS_c signals.
DMI[1:0]_[A:D]	I/O	<b>Data mask inversion:</b> DMI serves multiple functions such as data mask (DM), data bus inversion (DBI), and parity at READ with ECC operation by setting the mode register. DMI is a bidirectional signal and each byte of data has a DMI signal.
ZQ_A_C, ZQ_B_D	Reference	<b>ZQ calibration reference:</b> Used to calibrate the output drive strength and the termination resistance. The ZQ pin should be connected to $V_{DDQ}$ through a 240 $\Omega$ ±1% resistor.
V <sub>DDQ</sub> , V <sub>DD1</sub> , V <sub>DD2H</sub> , V <sub>DD2L</sub>	Supply	Power supplies: Isolated on the die for improved noise immunity.
V <sub>SS</sub>	Supply	Ground reference: Power supply ground reference.
RESET_n	Input	<b>Reset:</b> When asserted LOW, the RESET pin resets the die. Reset is an asynchronous signal.
NC	_	No connect: Not internally connected.

2

Micron Technology, Inc. reserves the right to change products or specifications without notice. © 2021 Micron Technology, Inc. All rights reserved.

LPDDR5 SDRAM Ball Assignments and Descriptions

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	
Α	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>DD2L</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	V <sub>DD2L</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>DD2L</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	V <sub>DD2L</sub>	V <sub>SS</sub>	V <sub>SS</sub>	А
В	V <sub>SS</sub>	DQ0_A	V <sub>SS</sub>	DQ3_A	V <sub>DD2H</sub>	V <sub>SS</sub>	DQ11_A	DQ9_A	DQ8_A	V <sub>SS</sub>	V <sub>DD2H</sub>	DQ0_C	V <sub>SS</sub>	DQ3_C	V <sub>DD2H</sub>	V <sub>SS</sub>	DQ11_C	DQ9_C	DQ8_C	RFU	V <sub>SS</sub>	В
С	V <sub>DD2H</sub>	V <sub>SS</sub>	DQ2_A	V <sub>DDQ</sub>	CA0_A	V <sub>DD2H</sub>	V <sub>SS</sub>	DQ10_A	V <sub>DDQ</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>SS</sub>	DQ2_C	V <sub>DDQ</sub>	CA0_C	V <sub>DD2H</sub>	V <sub>SS</sub>	DQ10_C	V <sub>DDQ</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	С
D	V <sub>SS</sub>	DQ1_A	WCK0_c_A	V <sub>SS</sub>	CA1_A	CS0_A	V <sub>DDQ</sub>	V <sub>ss</sub>	WCK1_t_A	V <sub>DD2H</sub>	V <sub>DDQ</sub>	DQ1_C	WCK0_c_C	V <sub>SS</sub>	CA1_C	CS0_C	V <sub>DDQ</sub>	V <sub>SS</sub>	WCK1_t_C	V <sub>DDQ</sub>	V <sub>SS</sub>	D
E	$V_{\rm DDQ}$	RDQS0_c_A	V <sub>SS</sub>	WCK0_t_A	V <sub>SS</sub>	CS1_A	V <sub>SS</sub>	WCK1_c_A	DMI1_A	V <sub>SS</sub>	V <sub>DDQ</sub>	RDQS0_c_C	V <sub>SS</sub>	WCK0_t_C	V <sub>SS</sub>	CS1_C	V <sub>SS</sub>	WCK1_c_C	DMI1_C	V <sub>SS</sub>	V <sub>DD2H</sub>	E
F	$V_{DDQ}$	RDQS0_t_A	V <sub>SS</sub>	V <sub>DDQ</sub>	V <sub>SS</sub>	CA2_A	V <sub>SS</sub>	RDQS1_t_A	V <sub>SS</sub>	V <sub>DDQ</sub>	V <sub>SS</sub>	RDQS0_t_C	V <sub>SS</sub>	V <sub>DDQ</sub>	V <sub>SS</sub>	CA2_C	V <sub>SS</sub>	RDQS1_t_C	V <sub>SS</sub>	V <sub>DDQ</sub>	V <sub>DD2H</sub>	F
G	V <sub>SS</sub>	DQ4_A	$V_{\rm DDQ}$	DMI0_A	RFU	RFU	CA6_A	V <sub>SS</sub>	RDQS1_c_A	V <sub>SS</sub>	$V_{DDQ}$	DMI0_C	V <sub>DDQ</sub>	DQ4_C	RFU	RFU	CA6_C	V <sub>SS</sub>	RDQS1_c_C	V <sub>SS</sub>	V <sub>SS</sub>	G
н	V <sub>DD2L</sub>	V <sub>ss</sub>	DQ5_A	V <sub>SS</sub>	CK_t_A	V <sub>SS</sub>	CA5_A	V <sub>DDQ</sub>	V <sub>SS</sub>	DQ12_A	V <sub>SS</sub>	V <sub>SS</sub>	DQ5_C	V <sub>SS</sub>	CK_t_C	V <sub>ss</sub>	CA5_C	V <sub>DDQ</sub>	V <sub>SS</sub>	DQ12_C	V <sub>DD2L</sub>	н
J	V <sub>DD2H</sub>	DQ6_A	DQ7_A	V <sub>DD2H</sub>	V <sub>SS</sub>	CK_c_A	V <sub>SS</sub>	DQ14_A	DQ13_A	V <sub>SS</sub>	V <sub>DD2L</sub>	DQ6_C	DQ7_C	V <sub>DD2L</sub>	ZQ_A_C	CK_c_C	V <sub>SS</sub>	DQ14_C	DQ13_C	V <sub>SS</sub>	V <sub>DD2H</sub>	J
Κ	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	CA3_A	CA4_A	V <sub>DD2L</sub>	V <sub>SS</sub>	DQ15_A	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	CA3_C	CA4_C	V <sub>DD2H</sub>	V <sub>SS</sub>	DQ15_C	V <sub>SS</sub>	К
L	V <sub>DD2H</sub>	V <sub>DD2L</sub>	V <sub>DD2L</sub>	V <sub>DD2H</sub>	V <sub>DD2L</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DD2L</sub>	V <sub>DD2H</sub>	V <sub>DD2L</sub>	V <sub>DD2L</sub>	V <sub>DD2H</sub>	L
М	V <sub>SS</sub>	DQ15_B	V <sub>SS</sub>	V <sub>DD2H</sub>	CA4_B	CA3_B	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	DQ15_D	V <sub>SS</sub>	V <sub>DD2L</sub>	CA4_D	CA3_D	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	М
N	V <sub>DD2H</sub>	V <sub>SS</sub>	DQ13_B	DQ14_B	V <sub>SS</sub>	CK_c_B	ZQ_B_D	V <sub>DD2L</sub>	DQ7_B	DQ6_B	V <sub>DD2L</sub>	V <sub>SS</sub>	DQ13_D	DQ14_D	V <sub>ss</sub>	CK_c_D	V <sub>ss</sub>	V <sub>DD2H</sub>	DQ7_D	DQ6_D	V <sub>DD2H</sub>	N
Р	V <sub>DD2L</sub>	DQ12_B	V <sub>SS</sub>	V <sub>DDQ</sub>	CA5_B	V <sub>SS</sub>	CK_t_B	V <sub>SS</sub>	DQ5_B	V <sub>SS</sub>	V <sub>SS</sub>	DQ12_D	V <sub>SS</sub>	V <sub>DDQ</sub>	CA5_D	V <sub>SS</sub>	CK_t_D	V <sub>SS</sub>	DQ5_D	V <sub>SS</sub>	V <sub>DD2L</sub>	Р
R	V <sub>SS</sub>	V <sub>ss</sub>	RDQS1_c_B	V <sub>ss</sub>	CA6_B	RFU	RFU	DQ4_B	V <sub>DDQ</sub>	DMI0_B	V <sub>DDQ</sub>	V <sub>SS</sub>	RDQS1_c_D	V <sub>SS</sub>	CA6_D	RFU	RFU	DMI0_D	V <sub>DDQ</sub>	DQ4_D	V <sub>SS</sub>	R
Т	V <sub>DD2H</sub>	V <sub>DDQ</sub>	V <sub>SS</sub>	RDQS1_t_B	V <sub>SS</sub>	CA2_B	V <sub>SS</sub>	V <sub>DDQ</sub>	V <sub>SS</sub>	RDQS0_t_B	V <sub>SS</sub>	V <sub>DDQ</sub>	V <sub>SS</sub>	RDQS1_t_D	33	CA2_D	V <sub>SS</sub>	V <sub>DDQ</sub>	V <sub>SS</sub>	RDQS0_t_D	V <sub>DDQ</sub>	Т
U	V <sub>DD2H</sub>	V <sub>SS</sub>	DMI1_B	WCK1_c_B	V <sub>SS</sub>	CS1_B	V <sub>SS</sub>	WCK0_t_B	V <sub>SS</sub>	RDQS0_c_B	V <sub>DDQ</sub>	V <sub>SS</sub>	DMI1_D	WCK1_c_D	V <sub>SS</sub>	CS1_D	V <sub>SS</sub>	WCK0_t_D	V <sub>SS</sub>	RDQS0_c_D	V <sub>DDQ</sub>	U
٧	V <sub>SS</sub>	V <sub>DDQ</sub>	WCK1_t_B	V <sub>SS</sub>	V <sub>DDQ</sub>	CS0_B	CA1_B	V <sub>SS</sub>	WCK0_c_B	DQ1_B	V <sub>DDQ</sub>	V <sub>DD2H</sub>	WCK1_t_D	V <sub>SS</sub>	V <sub>DDQ</sub>	CS0_D	CA1_D	V <sub>SS</sub>	WCK0_c_D	DQ1_D	V <sub>SS</sub>	V
W	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DDQ</sub>	DQ10_B	V <sub>SS</sub>	V <sub>DD2H</sub>	CA0_B	V <sub>DDQ</sub>	DQ2_B	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DDQ</sub>	DQ10_D	V <sub>SS</sub>	V <sub>DD2H</sub>	CA0_D	V <sub>DDQ</sub>	DQ2_D	V <sub>SS</sub>	V <sub>DD2H</sub>	W
Y	V <sub>SS</sub>	RESET_N	DQ8_B	DQ9_B	DQ11_B	V <sub>SS</sub>	V <sub>DD2H</sub>	DQ3_B	V <sub>SS</sub>	DQ0_B	V <sub>DD2H</sub>	V <sub>SS</sub>	DQ8_D	DQ9_D	DQ11_D	V <sub>SS</sub>	V <sub>DD2H</sub>	DQ3_D	V <sub>SS</sub>	DQ0_D	V <sub>SS</sub>	Y
٩A	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD2L</sub>	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>DD2L</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DD2L</sub>	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>DD2L</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	V <sub>SS</sub>	AÆ
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	
										Тор	View (ball	down)										
						V <sub>SS</sub>		$V_{DD1}$	V <sub>DD</sub>	2Н	V <sub>DD2L</sub>	V <sub>DDC</sub>	2	ск	RDQS	,	NCK	DQ, D	мі С	A, CS, ZQ, R	ESET	NC



# LPDDR5 SDRAM Ball Assignments and Descriptions

## **Ball Assignments and Descriptions**

### **Table 6: 315-Ball/Pad Descriptions**

Symbol	Туре	Description
CK_t_[A:B] CK_c_[A:B]	Input	<b>Clock:</b> CK_t and CK_c are differential clock inputs. All double data rate (DDR) command/address inputs are sampled on both crossing points of CK_t and CK_c. The first crossing point is the rising (falling) edge of CK_t (CK_c) and second crossing point is falling (rising) edge of CK_t (CK_c). Single data rate (SDR) inputs, CS is sampled on the crossing point that is the rising (falling) edge of CK_t (CK_c).
CS0_[A:B], CS1_[A:B]	Input	<b>Chip select:</b> CS is part of the command code, and is sampled on the rising (falling) edge of CK_t (CK_c) unless the device is in power-down or deep sleep mode where it becomes an asynchronous signal. Each rank (0, 1) has its own CS signals. CS1_[A:B] become NC pins in a single-rank package.
CA[6:0]_[A:B]	Input	<b>Command/address inputs:</b> Provide the command and address inputs according to the command truth table.
WCK[1:0]_t_[A:B] WCK[1:0]_c_[A:B]	Input	<b>Data clock:</b> WCK_t and WCK_c are differential clock inputs used for write data capture and read data output.
DQ[15:0]_[A:B]	I/O	Data input/output: Bidirectional data bus.
RDQS[1:0]_t_[A:B] RDQS[1:0]_c_[A:B]	I/O Output	<b>Read data strobe:</b> RDQS_t and RDQS_c are differential output clock signals used to strobe data during a READ operation. RDQS_t is also used as a parity pin during write link protection enabled. Each byte of data has RDQS_t and RDQS_c signals.
DMI[1:0]_[A:B]	I/O	<b>Data mask inversion:</b> DMI serves multiple functions such as data mask (DM), data bus inversion (DBI), and parity at READ with ECC operation by setting the mode register. DMI is a bidirectional signal and each byte of data has a DMI signal.
ZQ_A	Reference	<b>ZQ calibration reference:</b> Used to calibrate the output drive strength and the termination resistance. The ZQ pin should be connected to $V_{DDQ}$ through a 240 $\Omega$ ±1% resistor.
$V_{\mathrm{DDQ}}, V_{\mathrm{DD1}}, V_{\mathrm{DD2H}}, \ V_{\mathrm{DD2L}}$	Supply	Power supplies: Isolated on the die for improved noise immunity.
V <sub>SS</sub>	Supply	Ground reference: Power supply ground reference.
RESET_n	Input	<b>Reset:</b> When asserted LOW, the RESET pin resets the die. Reset is an asynchronous signal.
NC	-	No connect: Not internally connected.



# LPDDR5 SDRAM Ball Assignments and Descriptions

Figure 8: 315-Ball Dual-Channel Discrete FBGA


	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Α	NC	NC	V <sub>DDQ</sub>	DMI0_A	V <sub>SS</sub>	V <sub>DD2L</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DD2L</sub>	V <sub>SS</sub>	DMI1_A	V <sub>DDQ</sub>	NC	NC	А
В	NC	$V_{DDQ}$	RDQS0_t_A	V <sub>SS</sub>	DQ4_A	V <sub>DD2L</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DD2L</sub>	DQ12_A	V <sub>SS</sub>	RDQS1_t_A	V <sub>DDQ</sub>	NC	В
c	V <sub>DD1</sub>	DQ1_A	V <sub>DDQ</sub>	RDQS0_c_A	V <sub>SS</sub>	DQ5_A	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	DQ13_A	V <sub>SS</sub>	RDQS1_c_A	V <sub>DDQ</sub>	DQ9_A	V <sub>DD1</sub>	С
D	DQ0_A	V <sub>SS</sub>	DQ3_A	V <sub>DDQ</sub>	WCK0_c_A	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>SS</sub>	WCK1_c_A	V <sub>DDQ</sub>	DQ11_A	V <sub>SS</sub>	DQ8_A	D
E	V <sub>SS</sub>	DQ2_A	V <sub>SS</sub>	WCK0_t_A	V <sub>DDQ</sub>	DQ6_A	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	DQ14_A	V <sub>DDQ</sub>	WCK1_t_A	V <sub>SS</sub>	DQ10_A	V <sub>SS</sub>	E
F	V <sub>DDQ</sub>	V <sub>ss</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	DQ7_A	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	DQ15_A	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	F
G	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>SS</sub>	CA0_A	V <sub>ss</sub>	CS1_A	V <sub>SS</sub>	CA2_A	V <sub>ss</sub>	CA4_A	V <sub>SS</sub>	CA6_A	V <sub>SS</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	G
Н	RESET_N	V <sub>DD2L</sub>	V <sub>SS</sub>	V <sub>SS</sub>	CA1_A	V <sub>SS</sub>	CS0_A	V <sub>SS</sub>	CK_t_A	V <sub>SS</sub>	CA3_A	V <sub>SS</sub>	CA5_A	V <sub>DD2L</sub>	ZQ_A	н
J	V <sub>ss</sub>	V <sub>DD2L</sub>	V <sub>ss</sub>	RFU	V <sub>DD2H</sub>	RFU	V <sub>ss</sub>	V <sub>ss</sub>	CK_c_A	V <sub>ss</sub>	V <sub>DD2H</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>DD2L</sub>	V <sub>ss</sub>	J
Κ	V <sub>DD2H</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>DD2H</sub>	К										
L	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	L												
М	V <sub>DD2H</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	М										
N	V <sub>SS</sub>	V <sub>DD2L</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	CK_c_B	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD2L</sub>	V <sub>SS</sub>	N
Р	RFU	V <sub>DD2L</sub>	CA5_B	V <sub>SS</sub>	CA3_B	V <sub>SS</sub>	CK_t_B	V <sub>SS</sub>	CS0_B	V <sub>SS</sub>	CA1_B	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD2L</sub>	RFU	Р
R	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>SS</sub>	CA6_B	V <sub>SS</sub>	CA4_B	V <sub>SS</sub>	CA2_B	V <sub>SS</sub>	CS1_B	V <sub>SS</sub>	CA0_B	V <sub>SS</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	R
Т	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	DQ15_B	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	DQ7_B	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	т
U	V <sub>SS</sub>	DQ10_B	V <sub>SS</sub>	WCK1_t_B	V <sub>DDQ</sub>	DQ14_B	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	DQ6_B	V <sub>DDQ</sub>	WCK0_t_B	V <sub>SS</sub>	DQ2_B	V <sub>SS</sub>	U
V	DQ8_B	V <sub>SS</sub>	DQ11_B	V <sub>DDQ</sub>	WCK1_c_B	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>SS</sub>	WCK0_c_B	V <sub>DDQ</sub>	DQ3_B	V <sub>SS</sub>	DQ0_B	٧
W	V <sub>DD1</sub>	DQ9_B	V <sub>DDQ</sub>	RDQS1_c_B	V <sub>SS</sub>	DQ13_B	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	DQ5_B	V <sub>SS</sub>	RDQS0_c_B	V <sub>DDQ</sub>	DQ1_B	V <sub>DD1</sub>	w
Υ	NC	$V_{DDQ}$	RDQS1_t_B	V <sub>SS</sub>	DQ12_B	V <sub>DD2L</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DD2L</sub>	DQ4_B	V <sub>SS</sub>	RDQS0_t_B	V <sub>DDQ</sub>	NC	Y
AA	NC	NC	V <sub>DDQ</sub>	DMI1_B	V <sub>SS</sub>	V <sub>DD2L</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DD2L</sub>	V <sub>SS</sub>	DMI0_B	V <sub>DDQ</sub>	NC	NC	АА
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
	_		_		_		Top \	/iew (ball d	own)	_					ı	
	VSS	V <sub>D</sub>	D1	V <sub>DD2H</sub>	V <sub>DD2L</sub>	V <sub>DDC</sub>	, c	K	RDQS	WCK	DQ,DM	CA	, CS, ZQ, RE	:SET	NC, RFU	



## **Package Dimensions**

### 315-Ball Package (Package Code: DR)

Figure 9: 315-Ball TFBGA - 12.4mm × 15mm (Package Code: DR)




Notes: 1. All dimensions are in millimeters.


2. Solder ball composition: SAC302 with NiAu pads (Sn-3Ag-0.2Cu)



### 315-Ball Package (Package Code: DS)

### Figure 10: 315-Ball TFBGA - 12.4mm × 15mm (Package Code: DS)






Notes: 1. All dimensions are in millimeters.


2. Solder ball composition: SACQ with CuOSP pads (Sn-4Ag-0.5Cu-3Bi-0.05Ni)



### 441-Ball Package (Package Code: EK)

Figure 11: 441-Ball TFBGA - 14.0mm x 14.0mm (Package Code: EK)





Notes: 1. All dimensions are in millimeters.

2. Solder ball composition: SACQ with CuOSP pads (Sn- 4Ag-0.5Cu-3Bi-0.05Ni)



### LPDDR5 SDRAM Product-Specific Mode Register Definition

## **Product-Specific Mode Register Definition**

### **Table 7: Mode Register Contents**

Mode														
Register	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0						
MR0			Unified NT ODT behavior mode	DMI out- put behav- ior mode	Optimized refresh mode	Enhanced WCK always-on mode	Latency mode	NT ODT timing mode						
	OP[0] = 1b: Device supports different NT ODT latency for DQ and RDQS													
	OP[1] = 0b: Device supports x16 mode latency 1b: Device supports byte mode latency													
	OP[2] = 1b: Device supports enhanced WCK always-on mode													
		OD[4] 41- D			ts optimized r									
					havior mode									
MR5	OP[5] = 1b: The NT ODT behavior follows the unified NT ODT behavior  Manufacturer ID													
WING	1111 1111b : Micron													
MR6				Revisi	on ID1									
				0000	0110b									
MR8	I/O v	vidth		Der	nsity									
		= 00b: x16 = 01b: x8		OP[5:2] = 0	)100b: 8Gb									
MR13						VRO								
		1b: 0			operation (de DQ7 and V <sub>RE</sub>		DQ6							
MR19			WCK2DQ OSC FM											
		T	OP[5]	= 1b: WCK2D0	Q OSC FM supp	ported								
MR21	WXS				ODTD-CSFS	WXFS	RDCFS	WDCFS						
					COPY function	- ' '								
					COPY function									
					DTD-CS is sup									
		OI			n can be select	•	l 1							
MR22	RE	:cc	WE	:CC										
					k ECC disabled enabled (See N	•								
					c ECC disabled enabled (See N									
MR24	DFES													
				OP[7] = 1b: DF	E is supported	l	-							



## LPDDR5 SDRAM Product-Specific Mode Register Definition

### **Table 7: Mode Register Contents (Continued)**

Mode Register	OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0						
MR26		RDQSTFS												
		OP[6] = 1b: Read/write-based RDQS_t TRAINING function supported												
MR27								RFM						
			(	OP[0] = 0b: RFI	√ not require	d								
MR43		SBEC Rule												
	(	OP[6] = 1b: Sin	nultaneous SB	E on each DQ	byte and DM	are independ	lently counted	d						

19

- Notes: 1. The contents of mode registers described here reflect information specific to each die in these packages.
  - 2. Refer to General LPDDR5 Specification 1 for mode registers not described here.
  - 3. Write link ECC and read link ECC are supported.



## **I<sub>DD</sub> Parameters**

Refer to  $I_{\rm DD}$  Specification Parameters and Test Conditions section in General LPDDR5 Specifications 2 for detailed conditions.

### **Table 8: I<sub>DD</sub> Parameters - Single Die**

 $V_{DD1} = 1.70 - 1.95 V; \ V_{DD2H} = 1.01 - 1.12 V; \ V_{DD2L} = 0.87 - 0.97 V; \ V_{DDQ} = 0.47 - 0.57 V$ 

Notes 1 and 2 apply to entire table.

		x8 Mode, 6400 Mb/s		
Symbol	Supply	WT	Unit	Note
I <sub>DD01</sub>	$V_{DD1}$	2.40	mA	
I <sub>DD02H</sub>	$V_{DD2H}$	27.00		
I <sub>DD02L</sub>	V <sub>DD2L</sub>	0.25		
I <sub>DD0Q</sub>	$V_{DDQ}$	0.75		
I <sub>DD2P1</sub>	V <sub>DD1</sub>	1.20	mA	
I <sub>DD2P2H</sub>	$V_{\mathrm{DD2H}}$	1.80		
I <sub>DD2P2L</sub>	$V_{DD2L}$	0.25		
I <sub>DD2PQ</sub>	$V_{DDQ}$	0.75		
I <sub>DD2PS1</sub>	$V_{DD1}$	1.20	mA	
I <sub>DD2PS2H</sub>	$V_{DD2H}$	1.80		
I <sub>DD2PS2L</sub>	$V_{DD2L}$	0.25		
I <sub>DD2PSQ</sub>	$V_{DDQ}$	0.75		
I <sub>DD2N1</sub>	V <sub>DD1</sub>	1.20	mA	
I <sub>DD2N2H</sub>	$V_{\mathrm{DD2H}}$	16.00		
I <sub>DD2N2L</sub>	$V_{DD2L}$	0.25		
I <sub>DD2NQ</sub>	$V_{DDQ}$	0.75		
I <sub>DD2NS1</sub>	V <sub>DD1</sub>	1.20	mA	
I <sub>DD2NS2H</sub>	$V_{\mathrm{DD2H}}$	16.00		
I <sub>DD2NS2L</sub>	$V_{DD2L}$	0.25		
I <sub>DD2NSQ</sub>	$V_{DDQ}$	0.75		
I <sub>DD3P1</sub>	$V_{DD1}$	1.30	mA	
I <sub>DD3P2H</sub>	$V_{\mathrm{DD2H}}$	4.80		
I <sub>DD3P2L</sub>	$V_{DD2L}$	0.25		
I <sub>DD3PQ</sub>	$V_{DDQ}$	0.75		



# **LPDDR5 SDRAM IDD** Parameters

		x8 Mode, 6400 Mb/s		
Symbol	Supply	WT	Unit	Note
I <sub>DD3PS1</sub>	$V_{DD1}$	1.30	mA	
I <sub>DD3PS2H</sub>	$V_{DD2H}$	4.80		
I <sub>DD3PS2L</sub>	$V_{DD2L}$	0.25		
I <sub>DD3PSQ</sub>	$V_{DDQ}$	0.75		
I <sub>DD3N1</sub>	V <sub>DD1</sub>	1.60	mA	
I <sub>DD3N2H</sub>	$V_{DD2H}$	23.00		
I <sub>DD3N2L</sub>	V <sub>DD2L</sub>	0.25		
I <sub>DD3NQ</sub>	$V_{DDQ}$	0.75		
I <sub>DD3NS1</sub>	V <sub>DD1</sub>	1.60	mA	
I <sub>DD3NS2H</sub>	V <sub>DD2H</sub>	23.00		
I <sub>DD3NS2L</sub>	$V_{DD2L}$	0.25		
l <sub>DD3NSQ</sub>	$V_{DDQ}$	0.75		
I <sub>DD4R1</sub>	$V_{DD1}$	5.90	mA	3, 4
I <sub>DD4R2H</sub>	V <sub>DD2H</sub>	227.00		
I <sub>DD4R2L</sub>	V <sub>DD2L</sub>	0.25		
I <sub>DD4RQ</sub>	$V_{DDQ}$	52.90		
I <sub>DD4W1</sub>	$V_{\mathrm{DD1}}$	5.20	mA	3
I <sub>DD4W2H</sub>	$V_{DD2H}$	180.00		
I <sub>DD4W2L</sub>	V <sub>DD2L</sub>	0.25		
I <sub>DD4WQ</sub>	$V_{DDQ}$	0.75		
I <sub>DD51</sub>	V <sub>DD1</sub>	20.00 mA		
I <sub>DD52H</sub>	V <sub>DD2H</sub>	160.00		
I <sub>DD52L</sub>	$V_{DD2L}$	0.25		
I <sub>DD5Q</sub>	$V_{DDQ}$	0.75		
I <sub>DD5AB1</sub>	V <sub>DD1</sub>	2.20	mA	
I <sub>DD5AB2H</sub>	$V_{DD2H}$	24.00		
I <sub>DD5AB2L</sub>	$V_{DD2L}$	0.25		
I <sub>DD5ABQ</sub>	$V_{DDQ}$	0.75		
I <sub>DD5PB1</sub>	$V_{DD1}$	2.20	mA	
I <sub>DD5PB2H</sub>	$V_{DD2H}$	24.00		
I <sub>DD5PB2L</sub>	V <sub>DD2L</sub>	0.25		
I <sub>DD5PBQ</sub>	$V_{DDQ}$	0.75		

Notes: 1. Published  $I_{DD}$  values except  $I_{DD4RQ}$  are the maximum  $I_{DD}$  values considering the worst-case conditions of process, temperature, and voltage.



# **LPDDR5 SDRAM IDD** Parameters

- 2. BG mode. DVFSC and DVFSQ disabled.
- 3. BL = 16, DBI disabled.
- 4.  $I_{DD4RQ}$  value is reference only. Typical value. Output load = 5pF;  $R_{ON}$  = 40 ohms;  $T_{C}$  = 25°C

### Table 9: I<sub>DD</sub> Parameters – Single Die

 $V_{DD1} = 1.70-1.95V$ ;  $V_{DD2H} = 1.01-1.12V$ ;  $V_{DD2L} = 0.87-0.97V$ ;  $V_{DDQ} = 0.47-0.57V$ 

Notes 1 and 2 apply to entire table.

		x16 Mode, 6400 Mb/s			
Symbol	Supply	WT	IT	Unit	Note
I <sub>DD01</sub>	V <sub>DD1</sub>	2.80	2.90	mA	
I <sub>DD02H</sub>	$V_{DD2H}$	32.00	45.00		
I <sub>DD02L</sub>	$V_{DD2L}$	0.25	0.25		
I <sub>DD0Q</sub>	$V_{DDQ}$	0.75	0.75		
I <sub>DD2P1</sub>	V <sub>DD1</sub>	1.20	1.30	mA	
I <sub>DD2P2H</sub>	$V_{DD2H}$	1.80	2.50		
I <sub>DD2P2L</sub>	$V_{DD2L}$	0.25	0.25		
I <sub>DD2PQ</sub>	$V_{DDQ}$	0.75	0.75		
I <sub>DD2PS1</sub>	V <sub>DD1</sub>	1.20	1.30	mA	
I <sub>DD2PS2H</sub>	$V_{DD2H}$	1.80	2.50		
I <sub>DD2PS2L</sub>	$V_{DD2L}$	0.25	0.25		
I <sub>DD2PSQ</sub>	$V_{DDQ}$	0.75	0.75		
I <sub>DD2N1</sub>	$V_{DD1}$	1.20	1.30	mA	
I <sub>DD2N2H</sub>	$V_{DD2H}$	16.00	30.00		
I <sub>DD2N2L</sub>	$V_{DD2L}$	0.25	0.25		
I <sub>DD2NQ</sub>	$V_{DDQ}$	0.75	0.75		
I <sub>DD2NS1</sub>	V <sub>DD1</sub>	1.20	1.30	mA	
I <sub>DD2NS2H</sub>	$V_{DD2H}$	16.00	30.00		
I <sub>DD2NS2L</sub>	$V_{DD2L}$	0.25	0.25		
I <sub>DD2NSQ</sub>	$V_{DDQ}$	0.75	0.75		
I <sub>DD3P1</sub>	V <sub>DD1</sub>	1.30	1.50	mA	
I <sub>DD3P2H</sub>	$V_{DD2H}$	4.80	8.40		
I <sub>DD3P2L</sub>	$V_{DD2L}$	0.25	0.25		
I <sub>DD3PQ</sub>	$V_{DDQ}$	0.75	0.75	7	
I <sub>DD3PS1</sub>	V <sub>DD1</sub>	1.30	1.50	mA	
I <sub>DD3PS2H</sub>	$V_{DD2H}$	4.80	8.40	7	
I <sub>DD3PS2L</sub>	V <sub>DD2L</sub>	0.25	0.25		
I <sub>DD3PSQ</sub>	$V_{DDQ}$	0.75	0.75		



# LPDDR5 SDRAM I<sub>DD</sub> Parameters

Symbol	Supply	x16 Mode, 6400 Mb/s			
		WT	IT	Unit	Note
I <sub>DD3N1</sub>	V <sub>DD1</sub>	1.60	1.90	mA	
I <sub>DD3N2H</sub>	$V_{DD2H}$	23.00	39.00		
I <sub>DD3N2L</sub>	$V_{DD2L}$	0.25	0.25		
I <sub>DD3NQ</sub>	$V_{DDQ}$	0.75	0.75		
I <sub>DD3NS1</sub>	$V_{DD1}$	1.60	1.90	mA	
I <sub>DD3NS2H</sub>	$V_{DD2H}$	23.00	39.00		
I <sub>DD3NS2L</sub>	$V_{DD2L}$	0.25	0.25		
I <sub>DD3NSQ</sub>	$V_{DDQ}$	0.75	0.75		
I <sub>DD4R1</sub>	V <sub>DD1</sub>	7.10	7.20	mA	3, 4
I <sub>DD4R2H</sub>	$V_{DD2H}$	360.00	372.00		
I <sub>DD4R2L</sub>	$V_{DD2L}$	0.25	0.25		
I <sub>DD4RQ</sub>	$V_{DDQ}$	105.78	106.00		
I <sub>DD4W1</sub>	$V_{DD1}$	6.10	6.20	mA	3
I <sub>DD4W2H</sub>	$V_{DD2H}$	280.00	310.00		
I <sub>DD4W2L</sub>	$V_{DD2L}$	0.25	0.25		
I <sub>DD4WQ</sub>	$V_{DDQ}$	0.75	0.75		
I <sub>DD51</sub>	$V_{DD1}$	20.00	23.00	mA	
I <sub>DD52H</sub>	$V_{DD2H}$	160.00	170.00		
I <sub>DD52L</sub>	$V_{DD2L}$	0.25	0.25		
I <sub>DD5Q</sub>	$V_{DDQ}$	0.75	0.75		
I <sub>DD5AB1</sub>	$V_{DD1}$	2.20	2.20	mA	
I <sub>DD5AB2H</sub>	$V_{DD2H}$	24.00	35.00		
I <sub>DD5AB2L</sub>	$V_{DD2L}$	0.25	0.25		
I <sub>DD5ABQ</sub>	$V_{DDQ}$	0.75	0.75		
I <sub>DD5PB1</sub>	V <sub>DD1</sub>	2.20	2.20	mA	
I <sub>DD5PB2H</sub>	$V_{DD2H}$	24.00	35.00		
I <sub>DD5PB2L</sub>	$V_{DD2L}$	0.25	0.25		
I <sub>DD5PBQ</sub>	$V_{DDQ}$	0.75	0.75		

Notes: 1. Published  $I_{DD}$  values except  $I_{DD4RQ}$  are the maximum  $I_{DD}$  values considering the worst-case conditions of process, temperature, and voltage.

- 2. BG mode. DVFSC and DVFSQ disabled.
- 3. BL = 16, DBI disabled.
- 4.  $I_{DD4RQ}$  value is reference only. Typical value. Output load = 5pF;  $R_{ON}$  = 40 ohms;  $T_{C}$  = 25°C



LPDDR5 SDRAM I<sub>DD</sub> Parameters

### Table 10: Full-Array Power-Down Self Refresh Current - Single Die

 $V_{DD1} = 1.70-1.95V$ ;  $V_{DD2H} = 1.01-1.12V$ ;  $V_{DD2L} = 0.87-0.97V$ ;  $V_{DDQ} = 0.47-0.57V$ 

Temperature	Symbol	Supply	Value	Unit
25°C	I <sub>DD61</sub>	V <sub>DD1</sub>	0.25	mA
	I <sub>DD62H</sub>	V <sub>DD2H</sub>	0.60	
	I <sub>DD62L</sub>	V <sub>DD2L</sub>	0.01	
	I <sub>DD6Q</sub>	$V_{\mathrm{DDQ}}$	0.01	
85°C	I <sub>DD61</sub>	V <sub>DD1</sub>	2.00	
	I <sub>DD62H</sub>	V <sub>DD2H</sub>	5.30	
	I <sub>DD62L</sub>	V <sub>DD2L</sub>	0.25	
	I <sub>DD6Q</sub>	V <sub>DDQ</sub>	0.75	
95°C	I <sub>DD61</sub>	V <sub>DD1</sub>	3.60	
	I <sub>DD62H</sub>	V <sub>DD2H</sub>	14.50	
	I <sub>DD62L</sub>	V <sub>DD2L</sub>	0.25	
	I <sub>DD6Q</sub>	V <sub>DDQ</sub>	0.75	

Notes: 1.  $I_{DD6}25^{\circ}\text{C}$  is the typical value in the distribution with nominal  $V_{DD}$  and a reference-only value.  $I_{DD6}85^{\circ}\text{C}$  and  $I_{DD6}95^{\circ}\text{C}$  are the maximum  $I_{DD}$  guaranteed value considering the worst-case conditions of process, temperature, and voltage.

<sup>2.</sup> DVFSC and DVFSQ disabled.





## **Revision History**

### Rev. A - 5/2021

 Initial release , CCM005-1974498342-68 y31m\_embedded\_lpddr5.pdf – Rev. D 01/2021 EN and CCM005-1974498342-69 315b\_y31m\_ddp\_qdp\_8dp\_lpddr5.pdf – Rev. C 4/2021 EN

> 8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006 208-368-4000, micron.com/support Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.