


RK3566 ABCDE (Power&GND)



Shenzhen Xunlong Software Co., Ltd

Project:	OPI 3B
-----------------	---------------

File: 01.RK3566_Power/GND

Date:	Monday, May 27, 2024	Rev:	V2.1
--------------	-----------------------------	-------------	-------------

Size:	A3	Sheet:	0	Of:	0
--------------	-----------	---------------	----------	------------	----------

RK3566_F (DDR PHY)

U1000F

	DDR4	LPDDR4	DDR3	LPDDR3		DDR4	LPDDR4	DDR3	LPDDR3	
LPDDR4 DQ0_A <<>	G2	DDR DQ0_A / DDR4 DQ0_A / LPDDR4 DQ0_A / DDR3 DQ0 / LPDDR3 DQ05				DDR4 A0 / LPDDR4 CLKP_B / DDR3 A9 / --- / AC0				A7 >>> LPDDR4 CLKP_B
LPDDR4 DQ1_A <<>	F1	DDR DQ1_A / DDR4 DQ1_A / LPDDR4 DQ1_A / DDR3 DQ1 / LPDDR3 DQ14				DDR4 A1 / LPDDR4 CLKP_A / DDR3 A2 / --- / AC1				D1 >>> LPDDR4 A1_A
LPDDR4 DQ2_A <<>	E1	DDR DQ2_A / DDR4 DQ2_A / LPDDR4 DQ2_A / DDR3 DQ2 / LPDDR3 DQ19				DDR4 A2 / LPDDR4 CLKP_A / DDR3 A4 / LPDDR3 A6 / --- / AC2				IC3 >>> LPDDR4 CEK1_A
LPDDR4 DQ3_A <<>	M2	DDR DQ3_A / DDR4 DQ3_A / LPDDR4 DQ3_A / DDR3 DQ3 / LPDDR3 DQ18				DDR4 A3 / LPDDR4 CLKP_A / DDR3 A5 / LPDDR3 A7 / --- / AC3				
LPDDR4 DQ4_A <<>	K1	DDR DQ4_A / DDR4 DQ4_A / LPDDR4 DQ4_A / DDR3 DQ4 / LPDDR3 DQ12				DDR4 A4 / LPDDR4 A3_B / DDR3 BA1 / LPDDR3 A3 / --- / AC4				IB6 >>> LPDDR4 A3_B
LPDDR4 DQ5_A <<>	K2	DDR DQ5_A / DDR4 DQ5_A / LPDDR4 DQ5_A / DDR3 DQ5 / LPDDR3 DQ12				DDR4 A5 / LPDDR4 A5_B / DDR3 A11 / LPDDR3 A2 / --- / AC5				B8 >>> LPDDR4 A5_B
LPDDR4 DQ6_A <<>	IB1	DDR DQ6_A / DDR4 DQ6_A / LPDDR4 DQ6_A / DDR3 DQ6 / LPDDR3 DQ11				DDR4 A6 / LPDDR4 A1_B / DDR3 A13 / LPDDR3 A1 / --- / AC6				B9 >>> LPDDR4 A1_B
LPDDR4 DQ7_A <<>	IB1	DDR DQ7_A / DDR4 DQ7_A / LPDDR4 DQ7_A / DDR3 DQ7 / LPDDR3 DQ11				DDR4 A7 / LPDDR4 ODTO_CA_B / DDR3 A8 / --- / AC7				A10 >>> LPDDR4 ODTO_CA_B
LPDDR4 DM0_A <<>	IE2	DDR DM0_A / DDR4 DM1_A / LPDDR4 DM0_A / DDR3 DM0 / LPDDR3 DM1								E2 >>> LPDDR4 ODTO_CA_A
LPDDR4 DQS0P_A <<>	H2	DDR DQS0P_A / DDR4 DQSL_P_A / LPDDR4 DQS0P_A / DDR3 DQS0P / LPDDR3 DQS1P				DDR4 A8 / LPDDR4 ODTO_CA_A / DDR3 A6 / LPDDR3 A5 / --- / AC8				B7 >>> LPDDR4 CLKN_B
LPDDR4 DQS0N_A <<>	H1	DDR DQS0N_A / DDR4 DQSL_N_A / LPDDR4 DQS0N_A / DDR3 DQS0N / LPDDR3 DQS1N				DDR4 A9 / LPDDR4 CKE0_B / DDR3 A5 / --- / AC9				IA3 >>> LPDDR4 CKE0_B
						DDR4 A10 / LPDDR4 CKE0_B / DDR3 A10 / --- / AC10				C2 >>> LPDDR4 A0_A
						DDR4 A11 / LPDDR4 A0_A / DDR3 A7 / LPDDR3 A6 / --- / AC11				
LPDDR4 DQ8_A <<>	P2	DDR DQ8_A / DDR4 DQ3_A / LPDDR4 DQ8_A / DDR3 DQ8 / LPDDR3 DQ25				DDR4 A12 / LPDDR4 A3_A / DDR3 BA2 / LPDDR3 A4 / --- / AC12				IB3 >>> LPDDR4 A3_A
LPDDR4 DQ9_A <<>	R1	DDR DQ9_A / DDR4 DQ1_A / LPDDR4 DQ9_A / DDR3 DQ9 / LPDDR3 DQ24				DDR4 A13 / LPDDR4 A3_B / DDR3 A11 / LPDDR3 A2 / --- / AC13				A9 >>> LPDDR4 A0_B
LPDDR4 DQ10_A <<>	R2	DDR DQ10_A / DDR4 DQ2_A / LPDDR4 DQ10_A / DDR3 DQ10 / LPDDR3 DQ28				DDR4 A14 / LPDDR4 A4_A / DDR3 A12 / LPDDR3 A3 / --- / AC14				IB1 >>> LPDDR4 A4_A
LPDDR4 DQ11_A <<>	T2	DDR DQ11_A / DDR4 DQ3_A / LPDDR4 DQ11_A / DDR3 DQ11 / LPDDR3 DQ29				DDR4 A15 / LPDDR4 A4_B / DDR3 A13 / LPDDR3 A4 / --- / AC15				IC1 >>> LPDDR4 A2_A
LPDDR4 DQ12_A <<>	WE1	DDR DQ12_A / DDR4 DQ4_A / LPDDR4 DQ12_A / DDR3 DQ12 / LPDDR3 DQ21								
LPDDR4 DQ13_A <<>	IE2	DDR DQ13_A / DDR4 DQ4_A / LPDDR4 DQ13_A / DDR3 DQ13 / LPDDR3 DQ21				DDR4 A16 / LPDDR4 A5_A / DDR3 BA3 / LPDDR3 A7 / --- / AC16				IA1 >>> LPDDR4 A5_A
LPDDR4 DQ14_A <<>	IF1	DDR DQ14_A / DDR4 DQ5_A / LPDDR4 DQ14_A / DDR3 DQ14 / LPDDR3 DQ20				DDR4 A17 / LPDDR4 CKE1_B / DDR3 CA3 / --- / AC17				IA2 >>> LPDDR4 CKE1_B
LPDDR4 DQ15_A <<>	IC2	DDR DQ15_A / DDR4 DQ6_A / LPDDR4 DQ15_A / DDR3 DQ15 / LPDDR3 DQ17				DDR4 A18 / LPDDR4 CKE1_B / DDR3 CA3 / --- / AC18				IB7 >>> LPDDR4 A2_B
						DDR4 A19 / LPDDR4 A4_B / DDR3 A14 / LPDDR3 A4 / --- / AC19				IA6 >>> LPDDR4 A4_B
LPDDR4 DM1_A <<>	IG1	DDR DM1_A / DDR4 DMU_A / LPDDR4 DM1_A / DDR3 DM1 / LPDDR3 DM3								
LPDDR4 DQS1P_A <<>	N1	DDR DQS1P_A / DDR4 DQSU_P_A / LPDDR4 DQS1P_A / DDR3 DQS1P / LPDDR3 DQS3P				DDR4 B0 / LPDDR4 OD1T_CA_B / DDR3 WE3 / --- / AC20				IA4 >>> LPDDR4 CKE0_A
LPDDR4 DQS1N_A <<>	N2	DDR DQS1N_A / DDR4 DQSU_N_A / LPDDR4 DQS1N_A / DDR3 DQS1N / LPDDR3 DQS3N				DDR4 B1 / LPDDR4 OD1T_CA_A / DDR3 WE3 / --- / AC21				IC2 >>> LPDDR4 CKE0_A
						DDR4 B2 / LPDDR4 CKE0_A / DDR3 CA0 / --- / AC22				B4 >>> LPDDR4 CKE0_A
LPDDR4 DQ0_B <<>	B12	DDR DQ0_B / DDR4 DQ7_B / LPDDR4 DQ0_B / DDR3 DQ16 / LPDDR3 DQ1				DDR4 CLKP / LPDDR4 CLKP_A / DDR3 CLKP / LPDDR3 CLKP / --- / AC23				A5 >>> LPDDR4 CLKP_A
LPDDR4 DQ1_B <<>	B10	DDR DQ1_B / DDR4 DQ5_B / LPDDR4 DQ1_B / DDR3 DQ17 / LPDDR3 DQ5				DDR4 CLKN / LPDDR4 CLKN_A / DDR3 CLKN / LPDDR3 CLKN / --- / AC24				B5 >>> LPDDR4 CLKN_A
LPDDR4 DQ2_B <<>	IA9	DDR DQ2_B / DDR4 DQ6_B / LPDDR4 DQ2_B / DDR3 DQ18 / LPDDR3 DQ4								
LPDDR4 DQ3_B <<>	IA7	DDR DQ3_B / DDR4 DQ3_B / LPDDR4 DQ3_B / DDR3 DQ19 / LPDDR3 DQ4				DDR4 C0N / LPDDR4 C0N_A / DDR3 OD1T / LPDDR3 OD1T / --- / AC25				B3 >>> LPDDR4 C0N_A
LPDDR4 DQ4_B <<>	B13	DDR DQ4_B / DDR4 DQ0_B / LPDDR4 DQ4_B / DDR3 DQ19 / LPDDR3 DQ4				DDR4 CS1N / LPDDR4 CS1N_A / DDR3 CS1N / LPDDR3 CS1N / --- / AC26				A3 >>> LPDDR4 CS1N_A
LPDDR4 DQ5_B <<>	IA10	DDR DQ5_B / DDR4 DQ1_B / LPDDR4 DQ5_B / DDR3 DQ20 / LPDDR3 DQ2				DDR4 CS1N / LPDDR4 CS1N_B / DDR3 OD1T / LPDDR3 CS1N / --- / AC27				IB5 >>> LPDDR4 CS1N_B
LPDDR4 DQ6_B <<>	IB9	DDR DQ6_B / DDR4 DQ2_B / LPDDR4 DQ6_B / DDR3 DQ21 / LPDDR3 DQ3				DDR4 CS1N / LPDDR4 CS1N_B / DDR3 CS1N / LPDDR3 CS1N / --- / AC28				
LPDDR4 DQ7_B <<>	IA9	DDR DQ7_B / DDR4 DQ3_B / LPDDR4 DQ7_B / DDR3 DQ22 / LPDDR3 DQ3				DDR4 RESETn / LPDDR4 RESETn / DDR3 RESETn / --- / AC29				IC7 >>> LPDDR4 RESETn
LPDDR4 DM0_B <<>	IB8	DDR DM0_B / DDR4 DMU_B / LPDDR4 DM0_B / DDR3 DM2 / LPDDR3 DM0								
LPDDR4 DQS0P_B <<>	AI3	DDR DQS0P_B / DDR4 DQSU_P_B / LPDDR4 DQS0P_B / DDR3 DQS2P / LPDDR3 DQS0P								
LPDDR4 DQS0N_B <<>	AI2	DDR DQS0N_B / DDR4 DQSU_N_B / LPDDR4 DQS0N_B / DDR3 DQS2N / LPDDR3 DQS0N								
LPDDR4 DQ8_B <<>	B19	DDR DQ8_B / DDR4 DQ10_B / LPDDR4 DQ8_B / DDR3 DQ24 / LPDDR3 DQ18 DZ								
LPDDR4 DQ9_B <<>	A19	DDR DQ9_B / DDR4 DQ2_B / LPDDR4 DQ9_B / DDR3 DQ25 / LPDDR3 DQ19 D3								
LPDDR4 DQ10_B <<>	A20	DDR DQ10_B / DDR4 DQ3_B / LPDDR4 DQ10_B / DDR3 DQ26 / LPDDR3 DQ22 D6								
LPDDR4 DQ11_B <<>	B20	DDR DQ11_B / DDR4 DQ4_B / LPDDR4 DQ11_B / DDR3 DQ27 / LPDDR3 DQ23 D7								
LPDDR4 DQ12_B <<>	A15	DDR DQ12_B / DDR4 DQ5_B / LPDDR4 DQ12_B / DDR3 DQ28 / LPDDR3 DQ17 D4								
LPDDR4 DQ13_B <<>	B15	DDR DQ13_B / DDR4 DQ6_B / LPDDR4 DQ13_B / DDR3 DQ29 / LPDDR3 DQ17 D5								
LPDDR4 DQ14_B <<>	IC10	DDR DQ14_B / DDR4 DQ7_B / LPDDR4 DQ14_B / DDR3 DQ30 / LPDDR3 DQ20 D1								
LPDDR4 DQ15_B <<>	B16	DDR DQ15_B / DDR4 DQ8_B / LPDDR4 DQ15_B / DDR3 DQ31 / LPDDR3 DQ21 D5								
LPDDR4 DM1_B <<>	IA11	DDR DM1_B / DDR4 DMU_B / LPDDR4 DM1_B / DDR3 DM3 / LPDDR3 DM2								
LPDDR4 DQS1P_B <<>	A17	DDR DQS1P_B / DDR4 DQSL_P_B / LPDDR4 DQS1P_B / DDR3 DQ32P / LPDDR3 DQS2P								
LPDDR4 DQS1N_B <<>	B17	DDR DQS1N_B / DDR4 DQSL_N_B / LPDDR4 DQS1N_B / DDR3 DQ32N / LPDDR3 DQS2N								

Note:
Except DDR3, other DQ sequences
can not be swap

Note: Sequences can not be swap

DDR_R2Q

DDR_VREFOUT

DDR_VDDQ_1

DDR_VDDQ_2

DDR_VDDQ_3

DDR_VDDQ_4

DDR_VDDQ_5

DDR_VDDQ_6

DDR_VDDQ_7

DDR_VDDQ_8

DDR_VDDQ_1

DDR_VDDQ_2

DDR_VDDQ_3

DDR_VDDQ_4

DDR_VDDQ_5

DDR_VDDQ_6

DDR_VDDQ_7

DDR_VDDQ_8

DDR_VDDQ_1

DDR_VDDQ_2

DDR_VDDQ_3

DDR_VDDQ_4

DDR_VDDQ_5

DDR_VDDQ_6

DDR_VDDQ_7

DDR_VDDQ_8

DDR_VDDQ_1

DDR_VDDQ_2

DDR_VDDQ_3

DDR_VDDQ_4

DDR_VDDQ_5

DDR_VDDQ_6

DDR_VDDQ_7

DDR_VDDQ_8

DDR_VDDQ_1

DDR_VDDQ_2

DDR_VDDQ_3

DDR_VDDQ_4

DDR_VDDQ_5

DDR_VDDQ_6

DDR_VDDQ_7

DDR_VDDQ_8

DDR_VDDQ_1

DDR_VDDQ_2

DDR_VDDQ_3

DDR_VDDQ_4

DDR_VDDQ_5

DDR_VDDQ_6

DDR_VDDQ_7

DDR_VDDQ_8

DDR_VDDQ_1

DDR_VDDQ_2

DDR_VDDQ_3

DDR_VDDQ_4

DDR_VDDQ_5

DDR_VDDQ_6

DDR_VDDQ_7

DDR_VDDQ_8

DDR_VDDQ_1

DDR_VDDQ_2

DDR_VDDQ_3

DDR_VDDQ_4

DDR_VDDQ_5

DDR_VDDQ_6

DDR_VDDQ_7

DDR_VDDQ_8

DDR_VDDQ_1

DDR_VDDQ_2

DDR_VDDQ_3

DDR_VDDQ_4

DDR_VDDQ_5

DDR_VDDQ_6

DDR_VDDQ_7

DDR_VDDQ_8

DDR_VDDQ_1

DDR_VDDQ_2

DDR_VDDQ_3

DDR_VDDQ_4

DDR_VDDQ_5

DDR_VDDQ_6

DDR_VDDQ_7

DDR_VDDQ_8

DDR_VDDQ_1

DDR_VDDQ_2

DDR_VDDQ_3

DDR_VDDQ_4

DDR_VDDQ_5

DDR_VDDQ_6

DDR_VDDQ_7

DDR_VDDQ_8

DDR_VDDQ_1

DDR_VDDQ_2

DDR_VDDQ_3

DDR_VDDQ_4

DDR_VDDQ_5

DDR_VDDQ_6

DDR_VDDQ_7

DDR_VDDQ_8

DDR_VDDQ_1

DDR_VDDQ_2

DDR_VDDQ_3

DDR_VDDQ_4

DDR_VDDQ_5

DDR_VDDQ_6

DDR_VDDQ_7

DDR_VDDQ_8

DDR_VDDQ_1

DDR_VDDQ_2

DDR_VDDQ_3

DDR_VDDQ_4

DDR_VDDQ_5

DDR_VDDQ_6

DDR_VDDQ_7

DDR_VDDQ_8

DDR_VDDQ_1

DDR_VDDQ_2

DDR_VDDQ_3

DDR_VDDQ_4

DDR_VDDQ_5

DDR_VDDQ_6

DDR_VDDQ_7

DDR_VDDQ_8

DDR_VDDQ_1

DDR_VDDQ_2

DDR_VDDQ_3

DDR_VDDQ_4

DDR_VDDQ_5

DDR_VDDQ_6

DDR_VDDQ_7

DDR_VDDQ_8

DDR_VDDQ_1

DDR_VDDQ_2

DDR_VDDQ_3


DDR_VDDQ_4

DDR_VDDQ_5

DDR_VDDQ_6

RK3566 G (OSC/PLL/PMUIO1/2)

Adjust the load capacitor according to the crystal spec.



Shenzhen Xunlong Software Co., Ltd

Project:	OPI 3B				
File:	03.RK3566_OSC/PLL/PMUIO				
Date:	Monday, May 27, 2024			Rev:	V2.1
Size:	A3	Sheet:	0	Of:	0

RK3566_I (VCCIO2 Domain)

U1000I

VCCIO2 Domain

Operating Voltage=1.8V/3.3V


EMMC D0	/ FLASH D0	/ GPIO1 B4 u	A32	<<>	>>eMMC D0/FLASH_D0
EMMC D1	/ FLASH D1	/ GPIO1 B5 u	B27	<<>	>>eMMC D1/FLASH_D1
EMMC D2	/ FLASH D2	/ GPIO1 B6 u	B32	<<>	>>eMMC D2/FLASH_D2
EMMC D3	/ FLASH D3	/ GPIO1 B7 u	B29	<<>	>>eMMC D3/FLASH_D3
EMMC D4	/ FLASH D4	/ GPIO1 C0 u	B33	<<>	>>eMMC D4/FLASH_D4
EMMC D5	/ FLASH D5	/ GPIO1 C1 u	A30	<<>	>>eMMC D5/FLASH_D5
EMMC D6	/ FLASH D6	/ GPIO1 C2 u	B30	<<>	>>eMMC D6/FLASH_D6
EMMC D7	/ FLASH D7	/ GPIO1 C3 u	A33	<<>	>>eMMC D7/FLASH_D7
EMMC CMD	/ FLASH WRn	/ GPIO1 C4 u	A27	<<>	>>eMMC_CMD/FLASH_WRn
EMMC CLKOUT	/ FLASH DQS	/ GPIO1 C5 d	A29	<<>	>>eMMC_CLKOUT/FLASH_DQS
EMMC DATA STROBE	/ FSPI CS1n	/ FLASH CLE	1A16	<<>	>>eMMC_DATA_STROBE/FLASH_CLE
EMMC RSTn	/ FSPI D2	/ FLASH WPh	1B16	<<>	>>eMMC_RSTn/FSPI D2/FLASH WPh
FSPI CLK	/ FLASH ALE	/ GPIO1 D0 d	1A15	<<>	>>FSPI_CLK/FLASH ALE
FSPI D0	/ FLASH RDY	/ GPIO1 D1 u	1A17	<<>	>>FSPI_D0/FLASH_RDY
FSPI D1	/ FLASH Rdn	/ GPIO1 D2 u	1A18	<<>	>>FSPI D1/FLASH Rdn
FSPI CS0n	/ FLASH CS0n	/ GPIO1 D3 u	1B17	<<>	>>FSPI_CS0n/FLASH CS0n
FSPI D3	/ FLASH CS1n	/ GPIO1 D4 u	1C15	<<>	>>FSPI D3/FLASH CS1n

Default is determined by Pin
FLASH VOL_SEL/GPIO0 A7 u:
L:VCCIO2 must supply 3.3V
H:VCCIO2 must supply 1.8V

RK3566
BGA565 15R50x14R40x0R90

VCCIO2

VCCIO_FLASH
1.8V
Caps should be placed under the U1 package



Check the software configuration (dts) of voltage level, which must be keep the same as hardware design.

RK3566_J (VCCIO3 Domain)

U1000J

VCCIO3 Domain

Operating Voltage=1.8V/3.3V


PWM8 M1	/ SDMMC0 D0	/ UART2 TX M1	/ UART6 TX M1	/ GPIO1 D5 u	1E20	<<>	>>SDMMC0_D0
PWM9 M1	/ SDMMC0 D1	/ UART2 RX M1	/ UART6 RX M1	/ GPIO1 D6 u	1F19	<<>	>>SDMMC0_D1
SDMMC0 D2	/ ARM JTAG TCK	/ UART5 CTSH M0	/ GPIO1 D7 u	1D20	<<>	>>SDMMC0_D2	
SDMMC0 D3	/ ARM JTAG TMS	/ UART5 RTSn M0	/ GPIO2 A0 u	1F18	<<>	>>SDMMC0_D3	
							eMMC_RST
PWM10 M1	/ SDMMC0 CMD	/ UART5 RX M0	/ GPIO2 A1 u	1E19	<<>	>>SDMMC0_CMD	
SDMMC0 CLK	/ TEST CLKOUT	/ UART5 TX M0	/ GPIO2 A2 d	G38 R23 0R R0201	<<>	>>SDMMC0_CLK	

RK3566
BGA565 15R50x14R40x0R90

VCCIO3

Caps should be placed under the U1 package

default VCC = VCCIO_FLASH 1.8V





Shenzhen Xunlong Software Co., Ltd

Project:	OPI 3B
File:	04.RK3566_Flash/SD_Contr
Date:	Monday, May 27, 2024
Rev:	V2.1
Size:	A3
Sheet:	0
Of:	0


RK3566_U (USB3.0/PCIe2.0x1/SATA)

RK3566_V (USB2.0 HOST)




Shenzhen Xunlong Software Co., Ltd			
Project:	OPI 3B		
File:	05.RK3566_USB/PCIe/SATA_PHY		
Date:	Monday, May 27, 2024	Rev:	V2.1
Size:	A3	Sheet:	0
		Of:	0


RK3566 O (SARADC/OTP)



有限公司 四川省





RK3566_P (MIPI_CSI_RX)




Usage of MIPI CSI Dx&CLKs

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

RK3566_M (VCCIO6 Domain)




Check the software configuration (dts) of voltage level, which must be keep the same as hardware design.




Shenzhen Xunlong Software Co., Ltd

Project:	OPI 3B		
File:	07.RK3566_CSI/GPIO		
Date:	Monday, May 27, 2024	Rev:	V2.1
Size:	A3	Sheet:	0
		Of:	0


RK3566_R(MIPI_DSI_TX0/LVDS_TX0)




RK3566_S(MIPI_DSI_TX1)



RK3566_T(eDP TX)



RK3566_Q(HDMI2.0 TX)



Shenzhen Xunlong Software Co., Ltd			
Project:	OPI 3B		
File:	08.RK3566_LVDS_MIPI		
Date:	Monday, May 27, 2024	Rev:	V2.1
Size:	A3	Sheet:	0
		Of:	0

RK3566_L (VCCIO5 Domain)

U1000L



VCCIO5 Domain

Operating Voltage=1.8V/3.3V

VOP_BT1120_D0	/ SPI1_CS0_M1			/ SDMMC2_D0_M1	/ GPIO3_A1_d
VOP_BT1120_D1		/ GMAC1_TXD2_M0	/ I2S3_MCLK_M0	/ SDMMC2_D1_M1	/ GPIO3_A2_d
VOP_BT1120_D2		/ GMAC1_TXD3_M0	/ I2S3_SCLK_M0	/ SDMMC2_D2_M1	/ GPIO3_A3_d
VOP_BT1120_D3		/ GMAC1_RXD2_M0	/ I2S3_LRCK_M0	/ SDMMC2_D3_M1	/ GPIO3_A4_d
VOP_BT1120_D4		/ GMAC1_RXD3_M0	/ I2S3_SDO_M0	/ SDMMC2_CMD_M1	/ GPIO3_A5_d
VOP_BT1120_CLK		/ GMAC1_TXCLK_M0	/ I2S3_SDI_M0	/ SDMMC2_CLK_M1	/ GPIO3_A6_d
VOP_BT1120_D5		/ GMAC1_RXCLK_M0		/ SDMMC2_DET_M1	/ GPIO3_A7_d
VOP_BT1120_D6		/ ETH1_REFCLKO_25M_M0		/ SDMMC2_PWREN_M1	/ GPIO3_B0_d
PWM8_M0	/ VOP_BT1120_D7	/ GMAC1_RXD0_M0	/ UART4_RX_M1		/ GPIO3_B1_d
PWM9_M0	/ VOP_BT1120_D8	/ GMAC1_RXD1_M0	/ UART4_TX_M1		/ GPIO3_B2_d
VOP_BT1120_D9	/ I2C5_SCL_M0	/ GMAC1_RXDV_CRS_M0		/ PDM_SDI0_M2	/ GPIO3_B3_d
VOP_BT1120_D10	/ I2C5_SDA_M0	/ GMAC1_RXER_M0		/ PDM_SDI1_M2	/ GPIO3_B4_d
PWM10_M0	/ VOP_BT1120_D11	/ I2C3_SCL_M1	/ GMAC1_TXD0_M0		/ GPIO3_B5_d
PWM11_IR_M0	/ VOP_BT1120_D12	/ I2C3_SDA_M1	/ GMAC1_TXD1_M0		/ GPIO3_B6_d
PWM12_M0		/ GMAC1_TXEN_M0	/ UART3_TX_M1	/ PDM_SDI2_M2	/ GPIO3_B7_d
PWM13_M0		/ GMAC1_MCLKINOUT_M0	/ UART3_RX_M1	/ PDM_SDI3_M2	/ GPIO3_C0_d
VOP_BT1120_D13	/ SPI1_MOSI_M1		/ PCIE20_BERSTn_M1	/ I2S1_SDO2_M2	/ GPIO3_C1_d
VOP_BT1120_D14	/ SPI1_MISO_M1		/ UART5_TX_M1	/ I2S1_SDO3_M2	/ GPIO3_C2_d
VOP_BT1120_D15	/ SPI1_CLK_M1		/ UART5_RX_M1	/ I2S1_SCLK_RX_M2	/ GPIO3_C3_d
PWM14_M0	/ VOP_PWM_M1	/ GMAC1_MDC_M0	/ UART7_TX_M1	/ PDM_CLK1_M2	/ GPIO3_C4_d
PWM15_IR_M0	/ SPDIF_TX_M1	/ GMAC1_MDIO_M0	/ UART7_RX_M1	/ I2S1_LRCK_RX_M2	/ GPIO3_C5_d

RK3566
BGA565_15R50x14R40x0R90


Check the software configuration(dts)
of voltage level, which must be
keep the same as hardware design



Shenzhen Xunlong Software Co., Ltd					
Project:	OPI 3B				
File:	09.RK3566_GMAC				
Date:	Monday, May 27, 2024	Rev:	V2.1		
Size:	A3	Sheet:	0	Of:	0


RK3566_H(VCCIO1 Domain)

U1000H



RK3566
BGA565_15R50x14R40x0R90

Check the software configuration(dts)
of voltage level, which must be
keep the same as hardware design




GPIO1_A0 (I2C3 SDA M0)
GPIO1_A1 (I2C3 SCL M0)

VCCIO_ACODEC


VCCIO_ACODEC = 3.3V as default

Caps should be
placed under
the U1 package




Shenzhen Xunlong Software Co., Ltd


Project:	OPI 3B			
File:	10.RK3566_Audio_Interface			
Date:	Monday, May 27, 2024	Rev:	V2.1	
Size:	A3	Sheet:	0	Of: 0




PMIC RK809 DCDC




PMIC RK809 Managerment



PMIC RK809 LDO



PMIC RK809 CODEC



Shenzhen Xunlong Software Co., Ltd

Project:	OPI 3B
-----------------	---------------


File:	12.Power(RK809-5)_1_PMIC
--------------	---------------------------------

Date:	Monday, May 27, 2024	Rev:	V2.1
-------	----------------------	------	------

Size:	A3	Sheet:	0	Of:	0
--------------	-----------	---------------	----------	------------	----------

Flash Power Manage






	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Optional 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 1.8V, Optional 3.3V	FLASH_VOL_SEL --> Logic=L(Default)



RK3568
UBUNTU LINUX
8GB LPDDR4
PC

unlong Software Co., Ltd			
3B			
Power_Flash_Power_Manage			
day, May 27, 2024		Rev:	V2.1
Sheet:	0	Of:	0

08/28/2024 02:52 AM



Size:	A3	Sheet:	0	Of:	0
-------	----	--------	---	-----	---

eMMC


>>>eMMC_D0/FLASH_D0
>>>eMMC_D1/FLASH_D1
>>>eMMC_D2/FLASH_D2
>>>eMMC_D3/FLASH_D3
>>>eMMC_D4/FLASH_D4
>>>eMMC_D5/FLASH_D5
>>>eMMC_D6/FLASH_D6
>>>eMMC_D7/FLASH_D7

>>>eMMC_CMD/FLASH_WRn


>>>eMMC_CLKOUT/FLASH_DQS

>>>eMMC_DATA_STROBE/FLASH_CLE


VCCIO_FLASH




EMMC1
GB042-30P-H10/GB042-34P-H10



VCC3V3_FLASH



VCCIO_FLASH



Shenzhen Xunlong Software Co., Ltd



Project:	OPI 3B			
File:	15.Flash-eMMC_Flash			
Date:	Monday, May 27, 2024	Rev:	V2.1	
Size:	A3	Sheet:	0	Of: 0

RF Microstrip
 $Z_0 = 50 \text{ ohm}$







Size:	A3	Sheet:	0	Of:	0
--------------	-----------	---------------	----------	------------	----------


Giga PHY



Differential pairs
Z0=100 ohm




RGMI1 Power Source	CFG EXT	CFG LDO[1:0]
External 3.3V	1'b1	2'b00
External 1.8V	1'b1	2'b10
Internal 1.8V(default)	1'b0	2'b10



Shenzhen Xunlong Software Co., Ltd

Project:	OPI 3B				
File:	18Ethernet-GEPHY_RGMI1				
Date:	Monday, May 27, 2024	Rev:	V2.1		
Size:	A3	Sheet:	0	Of:	0



USB_OTG0_VBUSDET<<

