

# EVB Schematics For RK3568

## RK\_EVB1\_RK3568\_DDR4P216SD6\_V1.0

### Main Functions Introduction

- 1) PMIC: RK809-5+DiscretePower
- 2) RAM: DDR4 2x16Bit
- 3) ROM: eMMC5.1+SPI Flash,Option Nand Flash
- 4) Support: Micro SD Card3.0
- 5) Support: 1 x USB3.0 OTG + 1 x USB3.0 HOST + 2 x USB2.0 HOST
- 6) Support: 1 x SATA3.0 Connector (7pin) + 4 pin Power Connector
- 7) Support: 1 x 2Lanes PCIe3.0 Connector (RC Mode)
- 8) Support: 1 x 4Lanes MIPI CSI Camera or 2 x 2Lanes MIPI CSI Camera
- 9) Support: Parallel CIF Connector(Option-Ext Board)
- 10) Support: 1 x HDMI2.0 TX
- 11) Support: eDP to VGA TX or 1 x 4Lanes eDP with Touch Connector(Option)
- 12) Support: 2 x 4Lanes MIPI DSI or 1 x 4Lanes MIPI DSI + 1 x LVDS with Touch Connector
- 13) Support: a/b/g/n/ac 2X2 WIFI,BT5.0
- 14) Support: 2 x 10/100/1000 Ethernet(RGMII)
- 15) Support: IR Receiver
- 16) Support: Optical S/PDIF TX
- 17) Support: Headphone output,1 x ECM MIC and Speaker out(1.3W@8ohm)
- 18) Support: Array MIC Connector(Ext Board PDM)
- 19) Support: Gyroscope+G-sensor
- 20) Support: Array Key(MENU,VOL+,VOL-,ESC),Reset,Power on/off Key
- 21) Support: 3 x UART + 2 x UART(Option)
- 22) Support: 1 x CAN FD
- 23) Support: 5 x SARADC
- 24) Support: Debug UART to USB connector and JTAG Connector



**www.t-firefly.com**

**Title:** Cover Page

**File:** ROC-3568-PC

REV: 00

Create Date: Monday, March 30, 2020

Page Num: 1

Modify Date: Wednesday, May 19, 2021

Page Total: 45

# Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Diagram
Page 6	05.Power Sequence/IO Domain Map
Page 7	06.UART Map
Page 8	07.I2C Bus Map
Page 9	08.USB3/PCIE30 Fun Map
Page 10	10.RK3568 Power/GND
Page 11	11.RK3568_DDR PHY
Page 12	12.RK3568_OSC/PLL/PMUIO
Page 13	13.RK3568_Flash/SD Controller
Page 14	14.RK3568_USB/PCIE/SATA PHY
Page 15	15.RK3568_SARADC/GPIO
Page 16	16.RK3568_VI Interface
Page 17	17.RK3568_VO Interface_1
Page 18	18.RK3568_VO Interface_2
Page 19	19.RK3568_Audio Interface
Page 20	20.Power_DC IN
Page 21	21.Power_PMIC
Page 22	22.Power_other
Page 23	23.Power_Flash Power Manage
Page 24	25.USB2/USB3 Port
Page 25	33.DRAM-DDR4_2x16bit_96P
Page 26	40.Flash-eMMC Flash
Page 27	41.Flash-Nand Flash(Optional)
Page 28	42.Flash-MicroSD Card
Page 29	43.Flash-SPI FLASH
Page 30	47.VI-Camera_MIPI-CSI
Page 31	50.VO-HDMI2.0 TX
Page 32	52.VO-LCM_MIPI-DSI_TX0/LVDS_TX0
Page 33	54.VO-LCM_MIPI-DSI_TX1
Page 34	56.VO-LCM_eDP(Optional)
Page 35	59.VO-VGA Output(RTD2166)
Page 36	62.WIFI/BT-SDIO_2T2R + UART
Page 37	67.Ethernet-GEPHY_RGMII0
Page 38	68.Ethernet-GEPHY_RGMII1
Page 39	70.Audio Port
Page 40	76.Audio-S/PDIF TX Port
Page 41	77.Audio-MIC Array Interface
Page 42	82.PCIE-PCIE3.0 Slot
Page 43	83.SATA-SATA3.0 Slot_7P
Page 44	90.Sensor/IR Receiver
Page 45	91.Debug UART/JTAG Port
Page 46	92.KEY Array
Page 47	95.UART/CAN Port
Page 48	97.Power Test-Current Det MCU
Page 49	98.Power Test-ADC
Page 50	99.Mark/Hole/Heatsink
Page 51	
Page 52	
Page 53	

## Generate Bill of Materials

### Header:

Item\Part\Description\PCB Footprint\Reference\Quantity\Option

### Combined property string:

{Item}\{Value}\{Description}\{PCB Footprint}\{Reference}\{Quantity}\{Option}

Description

Note

Option

## Notes

### NOTE 1:

Component parameter description


1. DNP stands for component not mounted temporarily

2. If Value or option is DNP, which means the area is reserved without being mounted

### NOTE 2:

Please use our recommended components to avoid too many changes.

For more informations about the second source,please refer to our AVL.

[www.t-firefly.com](http://www.t-firefly.com)

Title: Index and Notes	
File: ROC-3568-PC	REV: V0.1
Create Date: Monday, March 30, 2020	Page Num: 2
Modify Date: Wednesday, May 19, 2021	Page Total: 45

## Revision History

Version	Date	By	Change Description	Approved
V1.0	2020-09-08	Zhangdz	1:Revision preliminary version	



**www.t-firefly.com**

<b>Title:</b> Revision History
--------------------------------

**File:** ROC-3568-PC

REV: V0.1

Create Date: Monday, March 30, 2020


Page Num: 3

Modify Date:	Wednesday, May 19, 2021
--------------	-------------------------

Page Total: 45


**Rockchip Confidential**

RK3568 Ref Block Diagram




Rockchip Confidential

Power Diagram



# Power Sequence



Rockchip Confidential

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0.9V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	0.9V	OFF	OFF	TBD	TBD
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	OFF	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	3.3V	OFF	OFF	TBD	TBD
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON	TBD	TBD
	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	1.8V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	ON	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	OFF	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	ON	TBD	TBD

## IO Power Domain Map

Updates must be Revision accordingly!

IO Domain	Pin Num	Support IO Voltage		Actual assigned IO Domain Voltage			Notes
		3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	
PMUIO1	Pin Y20	✓	✗	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	Pin W19	✓	✓	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	Pin H17	✓	✓	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	Pin H18	✓	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V,FLASH_VOL_SEL must be logic low
VCCIO3	Pin L22	✓	✓	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	Pin J21	✓	✓	VCCIO4	VCC_1V8	1.8V	
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5	VCC_3V3	3.3V	
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6	VCC_1V8	1.8V	
VCCIO7	Pin V12	✓	✓	VCCIO7	VCC_3V3	3.3V	




www.t-firefly.com

# UART MAP

## RK3568

Rockchip Confidential






# I2C MAP


## RK3568

Rockchip Confidential






## USB3.0 OTG0




## USB3.0 HOST1



## PCIe3.0 PHY

<b>Option1</b>	<b>PCIe3.0 x2Lane</b>	PCIe30_REFCLK (RC/EP:input)	PCIe30_TX0 PCIe30_RX0 PCIe30_TX1 PCIe30_RX1	PCIe30X2_CLKREQn PCIe30X2_WAKEn PCIe30X2_PERSTn PCIe30X2_BUTTONRSTn	<b>RC or EP</b>
<b>Option2</b>	<b>PCIe3.0 x1Lane + PCIe3.0 x1Lane</b>	PCIe30_REFCLK (RC:input)	PCIe30_TX0 PCIe30_RX0  PCIe30_TX1 PCIe30_RX1	PCIe30X2_CLKREQn PCIe30X2_WAKEn PCIe30X2_PERSTn PCIe30X2_BUTTONRSTn  PCIe30X1_CLKREQn PCIe30X1_WAKEn PCIe30X1_PERSTn PCIe30X1_BUTTONRSTn	<b>Only RC</b>  <b>Only RC</b>


## PCIe3.0 REFCLK



## PCIe2.0 PHY






<b>MULTI_PHY2</b>	<b>PCIe2.0 x1Lane</b>	PCIe20_REFCLK (RC:output)	PCIe20_TX PCIe20_RX	PCIe20_CLKREQn PCIe20_WAKEn PCIe20_PERSTn PCIe20_BUTTONRSTn	<b>Only RC</b>
-------------------	---------------------------	------------------------------	------------------------	--	----------------

## PCIe2.0 REFCLK



ROCKCHIP RK3568  
UBUNTU NOTEBOOK

# RK3568 ABCDE (Power&Gnd)



**www.t-firefly.com**

Firefly

Title: RK3568 Power/GND

**File:** ROC-3568-PC

REV: V0.1

Create Date: Monday, March 30, 2020

Page Num: 10

Modify Date:	Wednesday, May 19, 2021
--------------	-------------------------


Page Total: 45

# RK3568\_F (DDR PHY)

U1000F

DDR4				LPDDR4				DDR3				LPDDR3													
LPDDR4_DQ0_A	<<	DDR_DQ0_A	F2	DDR_DQ0_A	/	DDR4_DQ0_A	/	DDR3_DQ0	/	LPDDR3_DQ0	/	DDR4_A0	/	LPDDR4_CLKP_B	/	DDR3_A9	/	---	/	AC0	B6	AC0	>>>	LPDDR4_CLKP_B	
LPDDR4_DQ1_A	<<	DDR_DQ1_A	E1	DDR_DQ1_A	/	DDR4_DQ1_A	/	DDR3_DQ1	/	LPDDR3_DQ1	/	DDR4_A1	/	LPDDR4_A1_A	/	DDR3_A4	/	---	/	AC1	F5	AC2	>>>	LPDDR4_A1_A	
LPDDR4_DQ2_A	<<	DDR_DQ2_A	E2	DDR_DQ2_A	/	DDR4_DQ2_A	/	DDR3_DQ2	/	LPDDR3_DQ2	/	DDR4_A2	/	LPDDR4_A2_A	/	DDR3_A5	/	---	/	AC2	B1	AC2	>>>	LPDDR4_A2_A	
LPDDR4_DQ3_A	<<	DDR_DQ3_A	D1	DDR_DQ3_A	/	DDR4_DQ3_A	/	DDR3_DQ3	/	LPDDR3_DQ3	/	DDR4_A3	/	LPDDR4_A3_A	/	DDR3_A6	/	---	/	AC3	F4	AC3	>>>	LPDDR4_A3_A	
LPDDR4_DQ4_A	<<	DDR_DQ4_A	J1	DDR_DQ4_A	/	DDR4_DQ4_A	/	DDR3_DQ4	/	LPDDR3_DQ4	/	DDR4_A4	/	LPDDR4_A4_A	/	DDR3_A7	/	---	/	AC4	D9	AC4	>>>	LPDDR4_A4_A	
LPDDR4_DQ5_A	<<	DDR_DQ5_A	J2	DDR_DQ5_A	/	DDR4_DQ5_A	/	DDR3_DQ5	/	LPDDR3_DQ5	/	DDR4_A5	/	LPDDR4_A5_A	/	DDR3_A8	/	---	/	AC5	B7	AC5	>>>	LPDDR4_A5_A	
LPDDR4_DQ6_A	<<	DDR_DQ6_A	H1	DDR_DQ6_A	/	DDR4_DQ6_A	/	DDR3_DQ6	/	LPDDR3_DQ6	/	DDR4_A6	/	LPDDR4_A6_A	/	DDR3_A9	/	---	/	AC6	A7	AC6	>>>	LPDDR4_A6_A	
LPDDR4_DQ7_A	<<	DDR_DQ7_A	H4	DDR_DQ7_A	/	DDR4_DQ7_A	/	DDR3_DQ7	/	LPDDR3_DQ7	/	DDR4_A7	/	LPDDR4_A7_A	/	DDR3_A10	/	---	/	AC7	A8	AC7	>>>	LPDDR4_A7_A	
LPDDR4_DQ8_A	<<	DDR_DQ8_A	H5	DDR_DQ8_A	/	DDR4_DQ8_A	/	DDR3_DQ8	/	LPDDR3_DQ8	/	DDR4_A8	/	LPDDR4_A8_A	/	DDR3_A11	/	---	/	AC8	C1	AC8	>>>	LPDDR4_A8_A	
LPDDR4_DQ9_A	<<	DDR_DQ9_A	G1	DDR_DQ9_A	/	DDR4_DQ9_A	/	DDR3_DQ9	/	LPDDR3_DQ9	/	DDR4_A9	/	LPDDR4_A9_A	/	DDR3_A12	/	---	/	AC9	A5	AC9	>>>	LPDDR4_A9_A	
LPDDR4_DQ10_A	<<	DDR_DQ10_A	G2	DDR_DQ10_A	/	DDR4_DQ10_A	/	DDR3_DQ10	/	LPDDR3_DQ10	/	DDR4_A10	/	LPDDR4_A10_A	/	DDR3_A13	/	---	/	AC10	D6	AC10	>>>	LPDDR4_A10_A	
LPDDR4_DQ11_A	<<	DDR_DQ11_A	M1	DDR_DQ11_A	/	DDR4_DQ11_A	/	DDR3_DQ11	/	LPDDR3_DQ11	/	DDR4_A11	/	LPDDR4_A11_A	/	DDR3_A14	/	---	/	AC11	C2	AC11	>>>	LPDDR4_A11_A	
LPDDR4_DQ12_A	<<	DDR_DQ12_A	M2	DDR_DQ12_A	/	DDR4_DQ12_A	/	DDR3_DQ12	/	LPDDR3_DQ12	/	DDR4_A12	/	LPDDR4_A12_A	/	DDR3_A15	/	---	/	AC12	C4	AC12	>>>	LPDDR4_A12_A	
LPDDR4_DQ13_A	<<	DDR_DQ13_A	M3	DDR_DQ13_A	/	DDR4_DQ13_A	/	DDR3_DQ13	/	LPDDR3_DQ13	/	DDR4_A13	/	LPDDR4_A13_A	/	DDR3_A16	/	---	/	AC13	B8	AC13	>>>	LPDDR4_A13_A	
LPDDR4_DQ14_A	<<	DDR_DQ14_A	M4	DDR_DQ14_A	/	DDR4_DQ14_A	/	DDR3_DQ14	/	LPDDR3_DQ14	/	DDR4_A14	/	LPDDR4_A14_A	/	DDR3_A17	/	---	/	AC14	E4	AC14	>>>	LPDDR4_A14_A	
LPDDR4_DQ15_A	<<	DDR_DQ15_A	M5	DDR_DQ15_A	/	DDR4_DQ15_A	/	DDR3_DQ15	/	LPDDR3_DQ15	/	DDR4_A15	/	LPDDR4_A15_A	/	DDR3_A18	/	---	/	AC15	E4	AC15	>>>	LPDDR4_A15_A	
LPDDR4_DQ16_A	<<	DDR_DQ16_A	M6	DDR_DQ16_A	/	DDR4_DQ16_A	/	DDR3_DQ16	/	LPDDR3_DQ16	/	DDR4_A16	/	LPDDR4_A16_A	/	DDR3_A19	/	---	/	AC16	D5	AC16	>>>	LPDDR4_A16_A	
LPDDR4_DQ17_A	<<	DDR_DQ17_A	M7	DDR_DQ17_A	/	DDR4_DQ17_A	/	DDR3_DQ17	/	LPDDR3_DQ17	/	DDR4_A17	/	LPDDR4_A17_A	/	DDR3_A20	/	---	/	AC17	E6	AC17	>>>	LPDDR4_A17_A	
LPDDR4_DQ18_A	<<	DDR_DQ18_A	M8	DDR_DQ18_A	/	DDR4_DQ18_A	/	DDR3_DQ18	/	LPDDR3_DQ18	/	DDR4_A18	/	LPDDR4_A18_A	/	DDR3_A21	/	---	/	AC18	E11	AC18	>>>	LPDDR4_A18_A	
LPDDR4_DQ19_A	<<	DDR_DQ19_A	M9	DDR_DQ19_A	/	DDR4_DQ19_A	/	DDR3_DQ19	/	LPDDR3_DQ19	/	DDR4_A19	/	LPDDR4_A19_A	/	DDR3_A22	/	---	/	AC19	E9	AC19	>>>	LPDDR4_A19_A	
LPDDR4_DQ20_A	<<	DDR_DQ20_A	M10	DDR_DQ20_A	/	DDR4_DQ20_A	/	DDR3_DQ20	/	LPDDR3_DQ20	/	DDR4_A20	/	LPDDR4_A20_A	/	DDR3_A23	/	---	/	AC20	F8	AC20	>>>	LPDDR4_A20_A	
LPDDR4_DQ21_A	<<	DDR_DQ21_A	A9	DDR_DQ21_A	/	DDR4_DQ21_A	/	DDR3_DQ21	/	LPDDR3_DQ21	/	DDR4_A21	/	LPDDR4_A21_A	/	DDR3_A24	/	---	/	AC21	F7	AC21	>>>	LPDDR4_A21_A	
LPDDR4_DQ22_A	<<	DDR_DQ22_A	D12	DDR_DQ22_A	/	DDR4_DQ22_A	/	DDR3_DQ22	/	LPDDR3_DQ22	/	DDR4_A22	/	LPDDR4_A22_A	/	DDR3_A25	/	---	/	AC22	B3	AC22	>>>	LPDDR4_A22_A	
LPDDR4_DQ23_A	<<	DDR_DQ23_A	E12	DDR_DQ23_A	/	DDR4_DQ23_A	/	DDR3_DQ23	/	LPDDR3_DQ23	/	DDR4_A23	/	LPDDR4_A23_A	/	DDR3_A26	/	---	/	AC23	B4	AC23	>>>	LPDDR4_A23_A	
LPDDR4_DQ24_A	<<	DDR_DQ24_A	A12	DDR_DQ24_A	/	DDR4_DQ24_A	/	DDR3_DQ24	/	LPDDR3_DQ24	/	DDR4_A24	/	LPDDR4_A24_A	/	DDR3_A27	/	---	/	AC24	A4	AC24	>>>	LPDDR4_A24_A	
LPDDR4_DQ25_A	<<	DDR_DQ25_A	D15	DDR_DQ25_A	/	DDR4_DQ25_A	/	DDR3_DQ25	/	LPDDR3_DQ25	/	DDR4_A25	/	LPDDR4_A25_A	/	DDR3_A28	/	---	/	AC25	A2	AC25	>>>	LPDDR4_A25_A	
LPDDR4_DQ26_A	<<	DDR_DQ26_A	E15	DDR_DQ26_A	/	DDR4_DQ26_A	/	DDR3_DQ26	/	LPDDR3_DQ26	/	DDR4_A26	/	LPDDR4_A26_A	/	DDR3_A29	/	---	/	AC26	B2	AC26	>>>	LPDDR4_A26_A	
LPDDR4_DQ27_A	<<	DDR_DQ27_A	E14	DDR_DQ27_A	/	DDR4_DQ27_A	/	DDR3_DQ27	/	LPDDR3_DQ27	/	DDR4_A27	/	LPDDR4_A27_A	/	DDR3_A30	/	---	/	AC27	E8	AC27	>>>	LPDDR4_A27_A	
LPDDR4_DQ28_A	<<	DDR_DQ28_A	D14	DDR_DQ28_A	/	DDR4_DQ28_A	/	DDR3_DQ28	/	LPDDR3_DQ28	/	DDR4_A28	/	LPDDR4_A28_A	/	DDR3_A31	/	---	/	AC28	D8	AC28	>>>	LPDDR4_A28_A	
LPDDR4_DQ29_A	<<	DDR_DQ29_A	A11	DDR_DQ29_A	/	DDR4_DQ29_A	/	DDR3_DQ29	/	LPDDR3_DQ29	/	DDR4_A29	/	LPDDR4_A29_A	/	DDR3_A32	/	---	/	AC29	F11	AC29	>>>	LPDDR4_A29_A	
LPDDR4_DQ30_A	<<	DDR_DQ30_A	B11	DDR_DQ30_A	/	DDR4_DQ30_A	/	DDR3_DQ30	/	LPDDR3_DQ30	/	DDR4_A30	/	LPDDR4_A30_A	/	DDR3_A33	/	---	/	AC30					
LPDDR4_DQ31_A	<<	DDR_DQ31_A	A16	DDR_DQ31_A	/	DDR4_DQ31_A	/	DDR3_DQ31	/	LPDDR3_DQ31	/	DDR4_A31	/	LPDDR4_A31_A	/	DDR3_A34	/	---	/	AC31					
LPDDR4_DQ32_A	<<	DDR_DQ32_A	B17	DDR_DQ32_A	/	DDR4_DQ32_A	/	DDR3_DQ32	/	LPDDR3_DQ32	/	DDR4_A32	/	LPDDR4_A32_A	/	DDR3_A35	/	---	/	AC32					
LPDDR4_DQ33_A	<<	DDR_DQ33_A	A17	DDR_DQ33_A	/	DDR4_DQ33_A	/	DDR3_DQ33	/	LPDDR3_DQ33	/	DDR4_A33	/	LPDDR4_A33_A	/	DDR3_A36	/	---	/	AC33					
LPDDR4_DQ34_A	<<	DDR_DQ34_A	B18	DDR_DQ34_A	/	DDR4_DQ34_A	/	DDR3_DQ34	/	LPDDR3_DQ34	/	DDR4_A34	/	LPDDR4_A34_A	/	DDR3_A37	/	---	/	AC34					
LPDDR4_DQ35_A	<<	DDR_DQ35_A	B13	DDR_DQ35_A	/	DDR4_DQ35_A	/	DDR3_DQ35	/	LPDDR3_DQ35	/	DDR4_A35	/	LPDDR4_A35_A	/	DDR3_A38	/	---	/	AC35					
LPDDR4_DQ36_A	<<	DDR_DQ36_A	A13	DDR_DQ36_A	/	DDR4_DQ36_A	/	DDR3_DQ36	/	LPDDR3_DQ36	/	DDR4_A36	/	LPDDR4_A36_A	/	DDR3_A39	/	---	/	AC36					
LPDDR4_DQ37_A	<<	DDR_DQ37_A	D17	DDR_DQ37_A	/	DDR4_DQ37_A	/	DDR3_DQ37	/	LPDDR3_DQ37	/	DDR4_A37	/	LPDDR4_A37_A	/	DDR3_A40	/	---	/	AC37					
LPDDR4_DQ38_A	<<	DDR_DQ38_A	B14	DDR_DQ38_A	/	DDR4_DQ38_A	/	DDR3_DQ38	/	LPDDR3_DQ38	/	DDR4_A38	/	LPDDR4_A38_A	/	DDR3_A41	/	---	/	AC38					
LPDDR4_DQ39_A	<<	DDR_DQ39_A	E17	DDR_DQ39_A	/	DDR4_DQ39_A	/	DDR3_DQ39	/	LPDDR3_DQ39	/	DDR4_A39	/	LPDDR4_A39_A	/	DDR3_A42	/	---	/	AC39					
LPDDR4_DQ40_A	<<	DDR_DQ40_A	B15	DDR_DQ40_A	/	DDR4_DQ40_A	/	DDR3_DQ40	/	LPDDR3_DQ40	/	DDR4_A40	/	LPDDR4_A40_A	/	DDR3_A43	/	---	/	AC40					
LPDDR4_DQ41_A	<<	DDR_DQ41_A	A15	DDR_DQ41_A	/	DDR4_DQ41_A	/	DDR3_DQ41	/	LPDDR3_DQ41	/	DDR4_A41	/	LPDDR4_A41_A	/	DDR3_A44	/	---	/	AC41					
LPDDR4_DQ42_A	<<	DDR_DQ42_A	P5	DDR_DQ42_A	/	DDR4_DQ42_A	/	DDR3_DQ42	/	LPDDR3_DQ42	/	DDR4_A42	/	LPDDR4_A42_A	/	DDR3_A45	/	---	/	AC42					
LPDDR4_DQ43_A	<<	DDR_DQ43_A	M4	DDR_DQ43_A	/	DDR4_DQ43_A	/	DDR3_DQ43	/	LPDDR3_DQ43	/	DDR4_A43	/	LPDDR4_A43_A	/	DDR3_A46	/	---	/	AC43					
LPDDR4_DQ44_A	<<	DDR_DQ44_A	M5	DDR_DQ44_A	/	DDR4_DQ44_A	/	DDR3_DQ44	/	LPDDR3_DQ44	/	DDR4_A44	/	LPDDR4_A44_A	/	DDR3_A47	/	---	/	AC44					
LPDDR4_DQ45_A	<<	DDR_DQ45_A	R5	DDR_DQ45_A	/	DDR4_DQ45_A	/	DDR3_DQ45	/	LPDDR3_DQ45	/	DDR4_A45	/	LPDDR4_A45_A	/	DDR3_A48	/	---	/	AC45					
LPDDR4_DQ46_A	<<	DDR_DQ46_A	M7	DDR_DQ46_A	/	DDR4_DQ46_A	/	DDR3_DQ46	/	LPDDR3_DQ46	/	DDR4_A46	/	LPDDR4_A46_A	/	DDR3_A49	/	---	/	AC46					
LPDDR4_DQ47_A	<<	DDR_DQ47_A	R7	DDR_DQ47_A	/	DDR4_DQ47_A	/	DDR3_DQ47	/	LPDDR3_DQ47	/	DDR4_A47	/	LPDDR4_A47_A	/	DDR3_A50	/	---	/	AC47					
LPDDR4_DQ48_A	<<	DDR_DQ48_A	P4	DDR_DQ48_A	/	DDR4_DQ48_A	/	DDR3_DQ48	/	LPDDR3_DQ48	/	DDR4_A48	/	LPDDR4_A48_A	/	DDR3_A51	/	---	/	AC48					
LPDDR4_DQ49_A	<<	DDR_DQ49_A	R4	DDR_DQ49_A	/	DDR4_DQ49_A	/	DDR3_DQ49	/	LPDDR3_DQ49	/	DDR4_A49	/	LPDDR4_A49_A	/	DDR3_A52	/	---	/	AC49					
LPDDR4_DQ50_A	<<	DDR_DQ50_A	P7	DDR_DQ50_A	/	DDR4_DQ50_A	/	DDR3_DQ50	/	LPDDR3_DQ50	/	DDR4_A50	/	LPDDR4_A50_A	/	DDR3_A53	/	---	/	AC50					
LPDDR4_DQ51_A	<<	DDR_DQ51_A	M7	DDR_DQ51_A	/	DDR4_DQ51_A	/	DDR3_DQ51	/	LPDDR3_DQ51	/	DDR4_A51	/	LPDDR4_A51_A	/	DDR3_A54	/	---	/	AC51					
LPDDR4_DQ52_A	<<	DDR_DQ52_A	P2	DDR_DQ52_A	/	DDR4_DQ52_A	/	DDR3_DQ52	/	LPDDR3_DQ52	/	DDR4_A52	/	LPDDR4_A52_A	/	DDR3_A55	/	---	/	AC52					
LPDDR4_DQ53_A	<<	DDR_DQ53_A	P1	DDR_DQ53_A	/	DDR4_DQ53_A	/	DDR3_DQ53	/	LPDDR3_DQ53	/	DDR4_A53	/	LPDDR4_A53_A	/	DDR3_A56	/	---	/	AC53					
LPDDR4_DQ54_A	<<	DDR_DQ54_A		DDR_DQ54_A	/	DDR4_DQ54_A	/	DDR3_DQ54	/	LPDDR3_DQ54	/	DDR4_A54	/	LPDDR4_A54_A	/	DDR3_A57	/	---	/	AC54					
LPDDR4_DQ55_A	<<	DDR_DQ55_A		DDR_DQ55_A	/	DDR4_DQ55_A	/	DDR3_DQ55	/	LPDDR3_DQ55	/	DDR4_A55	/	LPDDR4_A55_A	/	DDR3_A58	/	---	/	AC55					
LPDDR4_DQ56_A	<<	DDR_DQ56_A		DDR_DQ56_A	/	DDR4_DQ56_A	/	DDR3_DQ56	/	LPDDR3_DQ56	/	DDR4_A56	/	LPDDR4_A56_A	/	DDR3_A59	/	---	/	AC56					
LPDDR4_DQ57_A	<<	DDR_DQ57_A		DDR_DQ57_A	/	DDR4_DQ57_A	/	DDR3_DQ57	/	LPDDR3_DQ57	/	DDR4_A57	/	LPDDR4_A57_A	/	DDR3_A60	/	---	/	AC57					
LPDDR4_DQ58_A	<<	DDR_DQ58_A		DDR_DQ58_A	/	DDR4_DQ58_A	/	DDR3_DQ58	/	LPDDR3_DQ58	/	DDR4_A58	/	LPDDR4_A58_A	/	DDR3_A61	/	---	/	AC58					
LPDDR4_DQ59_A	<<	DDR_DQ59_A		DDR_DQ59_A	/	DDR4_DQ59_A	/	DDR3_DQ59	/	LPDDR3_DQ59	/	DDR4_A59	/	LPDDR4_A59_A	/	DDR3_A62	/	---	/	AC59					
LPDDR4_DQ60_A	<&lt																								


RK3568\_G (OSC/PLL/PMUIO1/2)



**Note :**


Caps of between dashed green lines and U1000  
should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

**Rockchip Confidential**



## U1000I

Operating Voltage=1.8V/3.3V



111,000.7


Operating Voltage=1.8V/3.3V



Caps of between dashed green lines and U1000 should be placed under the U1000 package




## RK3568 V (USB2.0 HOST)




**Note :**

Caps of between dashed green lines and U1000  
should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

**Rockchip Confidential**



**RK3568 W (PCIe3.0 x2)**



**www.t-firefly.com**

**Title:** RK3568\_USB/PCIe/SATA PHY

**File:** ROC-3568-PC





REV: V0.1


Create Date: Monday, March 30, 2020	Page Num: 14
-------------------------------------	--------------

Page Num: 14

Modify Date:	Wednesday, May 19, 2021
--------------	-------------------------


Page Total: 45




 <a href="http://www.t-firefly.com">www.t-firefly.com</a>	
<b>Firefly</b>	
<b>Title: RK3568 SARADC/GPIO</b>	
<b>File: ROC-3568-PC</b>	<b>REV: V0.1</b>
<b>Create Date: Monday, March 30, 2020</b>	<b>Page: Num: 15</b>
<b>Modify Date: Wednesday, May 19, 2021</b>	<b>Page: Total: 45</b>



RK3568\_P(MIPI\_CSI\_RX)



RK3568\_M(VCCIO6 Domain)




Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7


Support BT601 YCbCr 422 8bit input  
Support BT656 YCbCr 422 8bit input  
Support RAW 8/10/12bit input  
Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling  
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input

Note:  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package


# RK3568\_R (MIPI\_DSI\_TX0/LVDS\_TX0)



# RK3568\_S (MIPI\_DSI\_TX1)




# RK3568\_T (eDP TX)



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

**Rockchip Confidential**

# RK3568\_Q (HDMI2.0 TX)



**Firefly** [www.t-firefly.com](http://www.t-firefly.com)

**Title: RK3568\_V0 Interface 1**

**File: ROC-3568-PC** **REV: V0.1**

**Create Date: Monday, March 30, 2020** **Page Num: 17**

**Modify Date: Wednesday, May 19, 2021** **Page Total: 45**

# RK3568\_L (VCCIO5 Domain)

U1000L

## VCCIO5 Domain

Operating Voltage=1.8V/3.3V

LCDC D0	/ VOP BT656 D0 M0	/ SPI0 MISO M1	/ PCIE20 CLKREQn M1	/ I2S1 MCLK M2	/ GPIO2 D0 d
LCDC D1	/ VOP BT656 D1 M0	/ SPI0 MOSI M1	/ PCIE20 WAKEn M1	/ I2S1 SCLK TX M2	/ GPIO2 D1 d
LCDC D2	/ VOP BT656 D2 M0	/ SPI0 CS0 M1	/ PCIE30X1 CLKREQn M1	/ I2S1 LRCK TX M2	/ GPIO2 D2 d
LCDC D3	/ VOP BT656 D3 M0	/ SPI0 CLK M1	/ PCIE30X1 WAKEn M1	/ I2S1 SDIO M2	/ GPIO2 D3 d
LCDC D4	/ VOP BT656 D4 M0	/ SPI2 CS1 M1	/ PCIE30X2 CLKREQn M1	/ I2S1 SDI1 M2	/ GPIO2 D4 d
LCDC D5	/ VOP BT656 D5 M0	/ SPI2 CS0 M1	/ PCIE30X2 WAKEn M1	/ I2S1 SDI2 M2	/ GPIO2 D5 d
LCDC D6	/ VOP BT656 D6 M0	/ SPI2 MOSI M1	/ PCIE30X2 PERSTn M1	/ I2S1 SDI3 M2	/ GPIO2 D6 d
LCDC D7	/ VOP BT656 D7 M0	/ SPI2 MISO M1	/ UART8 TX M1	/ I2S1 SDO0 M2	/ GPIO2 D7 d

LCDC CLK	/ VOP BT656 CLK M0	/ SPI2 CLK M1	/ UART8 RX M1	/ I2S1 SDO1 M2	/ GPIO3 A0 d
----------	--------------------	---------------	---------------	----------------	--------------

LCDC D8	/ VOP BT1120 D0	/ SPI1 CS0 M1	/ PCIE30X1 PERSTn M1	/ SDMMC2 D0 M1	/ GPIO3 A1 d
LCDC D9	/ VOP BT1120 D1	/ GMAC1 TXD2 M0	/ I2S3 MCLK M0	/ SDMMC2 D1 M1	/ GPIO3 A2 d
LCDC D10	/ VOP BT1120 D2	/ GMAC1 TXD3 M0	/ I2S3 SCLK M0	/ SDMMC2 D2 M1	/ GPIO3 A3 d
LCDC D11	/ VOP BT1120 D3	/ GMAC1 RXD2 M0	/ I2S3 LRCK M0	/ SDMMC2 D3 M1	/ GPIO3 A4 d
LCDC D12	/ VOP BT1120 D4	/ GMAC1 RXD3 M0	/ I2S3 SDO M0	/ SDMMC2 CMD M1	/ GPIO3 A5 d
LCDC D13	/ VOP BT1120 CLK	/ GMAC1 TXCLK M0	/ I2S3 SDI M0	/ SDMMC2 CLK M1	/ GPIO3 A6 d
LCDC D14	/ VOP BT1120 D5	/ GMAC1 RXCLK M0	/ SDMMC2 DET M1	/ GPIO3 A7 d	
LCDC D15	/ VOP BT1120 D6	/ ETH1 REFCLK0 25M M0	/ SDMMC2 PWREN M1	/ GPIO3 B0 d	

LCDC D16	/ VOP BT1120 D7	/ GMAC1 RXD0 M0	/ UART4 RX M1	/ PWM8 M0	/ GPIO3 B1 d
LCDC D17	/ VOP BT1120 D8	/ GMAC1 RXD1 M0	/ UART4 TX M1	/ PWM9 M0	/ GPIO3 B2 d
LCDC D18	/ VOP BT1120 D9	/ GMAC1 RXDV CRS M0	/ I2C5 SCL M0	/ PDM SDI0 M2	/ GPIO3 B3 d
LCDC D19	/ VOP BT1120 D10	/ GMAC1 RXER M0	/ I2C5 SDA M0	/ PDM SDI1 M2	/ GPIO3 B4 d
LCDC D20	/ VOP BT1120 D11	/ GMAC1 TXD0 M0	/ I2C3 SCL M1	/ PWM10 M0	/ GPIO3 B5 d
LCDC D21	/ VOP BT1120 D12	/ GMAC1 TXD1 M0	/ I2C3 SDA M1	/ PWM11 IR M0	/ GPIO3 B6 d
LCDC D22	/ PWM12 M0	/ GMAC1 TXEN M0	/ UART3 TX M1	/ PDM SDI2 M2	/ GPIO3 B7 d
LCDC D23	/ PWM13 M0	/ GMAC1 MCLKINOUT M0	/ UART3 RX M1	/ PDM SDI3 M2	/ GPIO3 C0 d

LCDC HSYNC	/ VOP BT1120 D13	/ SPI1 MOSI M1	/ PCIE20 PERSTn M1	/ I2S1 SDO2 M2	/ GPIO3 C1 d
LCDC VSYNC	/ VOP BT1120 D14	/ SPI1 MISO M1	/ UART5 TX M1	/ I2S1 SDO3 M2	/ GPIO3 C2 d
LCDC DEN	/ VOP BT1120 D15	/ SPI1 CLK M1	/ UART5 RX M1	/ I2S1 SCLK RX M2	/ GPIO3 C3 d

PWM14 M0	/ VOP PWM M1	/ GMAC1 MDC M0	/ UART7 TX M1	/ PDM CLK1 M2	/ GPIO3 C4 d
PWM15 IR M0	/ SPDIF TX M1	/ GMAC1 MDIO M0	/ UART7 RX M1	/ I2S1 LRCK RX M2	/ GPIO3 C5 d

VCCIO5\_1  
VCCIO5\_2

RK3568-Socket




BGA636\_65Rx65Rx45R3\_S

AG6	>>> GMAC1_INT/PMEB_GPIO2_D0
AD7	>>> GMAC1_RSTn_GPIO2_D1
AC8	>>> GMAC0_INT/PMEB_GPIO2_D2
AC7	>>> GMAC0_RSTn_GPIO2_D3
AF5	>>> PCIE30X2_CLKREQn_M1
AF6	>>> PCIE30X2_WAKEn_M1
AD6	>>> PCIE30X2_PERSTn_M1
AH5	>>> TP1_INT_GPIO2_D7_3V3

AH4	>>> BT_REG_ON_H_GPIO3_A0
AB8	>>> BT_WAKE_HOST_H_GPIO3_A1
AE5	>>> HOST_WAKE_BT_H_GPIO3_A2
AG4	>>> I2S3_SCLK_M0
AF4	>>> I2S3_LRCK_M0
AH3	>>> I2S3_SDO_M0
AG3	>>> I2S3_SDI_M0
AH2	>>> PCIECLKIC_OE_H_GPIO3_A7
AG2	>>> BL_EN0_GPIO3_B0

AG1	>>> UART4_RX_M1
AF2	>>> UART4_TX_M1
AF1	>>> I2C5_SCL_M0
AE1	>>> I2C5_SDA_M0
AE2	>>> LCD0_RST_GPIO3_B5
AE3	>>> LCD1_RST_GPIO3_B6
AD4	>>> UART3_TX_M1
AD2	>>> UART3_RX_M1

AD1	>>> GSENSOR_INT_L_GPIO3_C1
AA7	>>> USB30_SW_GPIO3_C2
AC4	>>> EDP_BL_EN
AC3	UART7_TX_M1/PWM14_M0 >>> PWM14_M0
AC2	UART7_RX_M1/SPDIF_TX_M1 >>> SPDIF_TX_M1



### Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

**Rockchip Confidential**



www.t-firefly.com

Title: RK3568 V0 Interface 2

File: ROC-3568-PC

REV: V0.1

Create Date: Wednesday, May 06, 2020

Page Num: 18

Modify Date: Wednesday, May 19, 2021



Page Total: 45

# RK3568\_H (VCCIO1 Domain)



RK3568-Socket  
BGA636\_65Rx65Rx45R3\_S

Default:RK809+PDM MIC



## Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package



www.t-firefly.com

Title: RK3568 Audio Interface

File: ROC-3568-PC

REV: V0.1

Create Date: Monday, March 30, 2020



Page Num: 19

Modify Date: Wednesday, May 19, 2021


Page Total: 45

Rockchip Confidential


# 12V/3A DCIN




## VCC3V3\_SYS




## VCC5V0\_SYS






## PMIC RK809 DCDC




DDR4	1.21V	62K 1%
LPDDR4/4x	1.11V	47K 1%
DDR3	1.53V	110K 1%
DDR3L	1.35V	82K 1%
LPDDR3	1.25V	68K 1%


## PMIC RK809 LDO



## PMIC RK809 Managerment



## PMIC RK809 CODEC



**www.t-firefly.com**

**Title: Power\_PMIC**

**File:** ROC-3568-PC

REV: V0.1

Create Date: Monday, May 18, 2020


Page Num: 21

Modify Date: Wednesday, May 19, 2021


Page Total: 45



## VDD\_CPU





## RTC IC





# Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)



Note:  
FLASH VOL SEL state decided  
to VCCIO2 domain IO driven by default  
Logic=L:3.3V IO driven  
Logic=H:1.8V IO driven



[www.t-firefly.com](http://www.t-firefly.com)

Title: Power Flash Power Manage

File: ROC-3568-PC

REV: V0.1

Create Date: Tuesday, May 19, 2020

Page Num: 23

Modify Date: Wednesday, May 19, 2021

Page Total: 45



Rockchip Confidential

USB1\_HOST1\_DP  
USB1\_HOST1\_DM  
USB1\_HOST1\_SSTXN  
USB1\_HOST1\_SSTXN  
USB1\_HOST1\_SRXN  
USB1\_HOST1\_SRXN

USB2\_HOST2\_DP  
USB2\_HOST2\_DM

USB\_HOST\_DM1  
USB\_HOST\_DP1



USB\_HOST\_PWREN\_H\_GP100\_A6




Note:  
USB3.0 的 电容 随便 换 掉  
如 需 换 那 么 必 须 选 择 相 同 的 规 格

Cj<=0.4pF


USB2.0 HOST2  
USB2.0 HOST3




USB2.0 HUB





DEBUG




KEY



LED




[www.t-firefly.com](http://www.t-firefly.com)


Title: KEY/LED/DEBUG	
File: ROC-3568-PC	REV: V0.1
Create Date: Wednesday, November 04, 2020	Page Num: 26
Modify Date: Wednesday, May 19, 2021	Page Total: 45





>>SDMMC0\_D0  
>>SDMMC0\_D1  
>>SDMMC0\_D2  
>>SDMMC0\_D3  
  
>>SDMMC0\_CMD  
  
>>SDMMC0\_CLK  
  
<<SDMMC0\_DET\_L




[www.t-firefly.com](http://www.t-firefly.com)

Title: Flash-MicroSD Card		
File: ROC-3568-PC		REV: V0.1
Create Date: Thursday, May 07, 2020	Page Num: 29	
Modify Date: Wednesday, May 19, 2021	Page Total: 45	





>>FSPI\_CLK/FLASH\_ALE  
>>FSPI\_D0/FLASH\_RDY  
>>FSPI\_D1/FLASH\_RDn  
>>eMMC\_RSTn/FSPI\_D2/FLASH\_WPn  
>>FSPI\_D3/FLASH\_CS1n  
>>FSPI\_CS0n/FLASH\_CS0n



Default: 1.8V


SPI Nor: W25Q256JWEIQ 1.8V--DEFAULT  
W25Q256FV, GD25Q256D 3.3V






**Rockchip Confidential**








EDP\_TX\_D0P  
EDP\_TX\_D0N  
EDP\_TX\_D1P  
EDP\_TX\_D1N  
EDP\_TX\_D2P  
EDP\_TX\_D2N  
EDP\_TX\_D3P  
EDP\_TX\_D3N  
EDP\_TX\_AUXP  
EDP\_TX\_AUXN


EDP\_HPDI\_N M1  
EDP\_BL\_PWM1\_M0  
EDP\_BL\_EN



重叠摆放，PCB对齐此边


FPC-30PIN-0D5  
fpc\_30pin\_0d5\_a

J5601




Default no place, Support 4K eDP Panel

VCC3V3\_s



VCC12V\_DCIN



2021/3/24

Rockchip Confidential



www.t-firefly.com

Title: V0-LCM eDP

File: ROC-3568-PC

REV: V0.1

Create Date: Saturday, July 18, 2020



Page Num: 35

Modify Date: Wednesday, May 19, 2021













Page Total: 45









Rockchip Confidential




[www.t-firefly.com](http://www.t-firefly.com)

Title: Ethernet-GEPHY RGMII0	
File: ROC-3568-PC	REV: V0.1
Create Date: Tuesday, May 19, 2020	Page Num: 37
Modify Date: Wednesday, May 19, 2021	Page Total: 45



# Headphone

>>>HPL\_OUT  
>>>HP\_SNS  
>>>HPR\_OUT  
  
<<<MIC1\_INP  
<<<MIC1\_INN  
  
<<<HP\_DET



www.t-firefly.com

Title: Audio Port

File: ROC-3568-PC

REV: V0.1


Create Date: Tuesday, May 19, 2020

Page Num: 39


Modify Date: Wednesday, May 19, 2021

Page Total: 45







**Rockchip Confidential**





## RS485



### UART4\_M1




2021/4/08



2021/4/08





## USB3.0 OTG

 $C_j \leq 0.4 \text{ pF}$ 



Note:  
USB3.0 的 不能随便换 掉  
如需换那么必须选择相同的 规格。










## SPK

Note: 8ohm/1.3W  
Speaker Output




PWM15\_IR\_M1/SPI3\_MOSI\_M1/CAN1\_TX\_M1  
PWM14\_M1/SPI3\_CLK\_M1/CAN1\_RX\_M1

CAN1\_M1



Rockchip Confidential

[www.t-firefly.com](http://www.t-firefly.com)

Title: Mark/Hole/Heatsink	
File: ROC-3568-PC	REV: V0.1
Create Date: Tuesday, May 19, 2020	Page Num: 45
Modify Date: Wednesday, May 19, 2021	Page Total: 45