



Page Index

HSIO Lane Assignments by SKU (Lanes 1-14)


SKU	1	2	3	4	5	6	7	8	9	10	11	12	13	14
H150	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	N/A	N/A	N/A	N/A	N/A	N/A	AN-OM/PC175	PC1e	PC1e	PC1e
H150	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	N/A	N/A	N/A	AN-OM/PC175	PC1e	PC1e	PC1e	PC1e
Q150	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	N/A	N/A	U5633/PC175	PC1e	PC1e	PC1e	PC1e	PC1e
H170	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	PC1e	PC1e	PC1e	PC1e	PC1e	PC1e
Q170	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	PC1e	PC1e	PC1e	PC1e	PC1e
Q170	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	U5633/PC175	PC1e	PC1e	PC1e	PC1e	PC1e

HSIO Lane Assignments by SKU (Lanes 15-26)

[illegible]

LOKUM INTEL-LGA1151 WINDOWS 10

SkyLake-S Desktop Platform



Elitegroup Computer Systems			
File Block Diagram			
Size	Document Number	Rev	
Custom	H11H4-AM	V1.1	
Date	Tuesday, December 01, 2015	Sheet	2 of 48

PCH-GPIO function

Data:2014/10/02

Pin Name	Power Well	Usage	Default Status	Boot Set(BIOS Check)
GPP_A11	3VSB	PME_L	PME#	PME#
GPP_G13	VCC3	HDPANEL_DETECT	GPI	GPI
GPP_G14	VCC3	on-board TPM detect	GPI	GPI
GPP_E7	VCC3	THERMAL_SD	GPI	GPI
GPP_B3	3VSB	BT_DIS_L	GPI	GPO-->Hi
GPP_H15	3VSB	for ACER reserve	GPI	GPI
GPP_H14	3VSB	for ACER reserve	GPI	GPI
GPP_E9	3VSB	BIOS W/P Jumper	GPI	GPI
GPP_F16	3VSB	USB_EN	GPI	GPO-->Hi
GPP_F17	3VSB	LPC_PME_L	GPI	GPI
GPP_E0	VCC3	OBR	GPI	GPI
GPD11	DSW	LAN_DIS_L	LANPHYPC	LANPHYPC
GPD9	DSW	PCH_RI_L	SLP_WLAN#	GPI
GPD10	DSW	ME Disable	SLP_S5#	GPO-->Low
GPD0	DSW	RLAN_PWR_EN	BATLOW#	GPO-->Hi
GPP_F22	VCC3	PCH_GPP_F22	GPI	PCH_GPP_F22
GPP_G22	VCC3	TP_VGA	GPI	TP_VGA
GPP_B6	VCC3	CLK_REQ1_M.2_WLAN_L	GPI	CLK_REQ1_M.2_WLAN_L
GPP_B17	3VSB	M.2_DIS_L_R	GPI	M.2_DIS_L_R

SIO-GPIO function

Data:2013/10/01


Pin Name	Power Well	Usage	Default SET
----------	------------	-------	-------------

Interrupt mapping


Data:2014/11/10


Function	INT# port	PCle*1 port	Device
----------	-----------	-------------	--------

INTEL LGA1151 SOCKET PLATFORM






17 9700K






SKT_H4 REV= 1.2 ?




CPU steel (T/U pahse)
 PN:20-800-005911
 SUBASSY_STEEL...LGA 1155/1156P.W/BACK PLATE.....ACA-ZIF-082-P38.....LEAD-FREE (RoHS/HP).LOTES
 (替)20-800-007611

DIMM_VREF_CA



DIMM_VREF_DQ









Pin	Signal	Pin	Signal	Pin	Signal
1	DDI3_TX_P0	10	DDI3_TX_P0_R	19	DDI3_TX_P0_R
2	DDI3_TX_N0	11	DDI3_TX_N0_R	20	DDI3_TX_N0_R
3	DDI3_TX_P1	12	DDI3_TX_P1_R	21	DDI3_TX_P1_R
4	DDI3_TX_N1	13	DDI3_TX_N1_R	22	DDI3_TX_N1_R
5	DDI3_TX_P2	14	DDI3_TX_P2_R	23	DDI3_TX_P2_R
6	DDI3_TX_N2	15	DDI3_TX_N2_R	24	DDI3_TX_N2_R
7	DDI3_TX_P3	16	DDI3_TX_P3_R	25	DDI3_TX_P3_R
8	DDI3_TX_N3	17	DDI3_TX_N3_R	26	DDI3_TX_N3_R

HDMI

Pin	Signal	Pin	Signal	Pin	Signal
1	DDI3_TX_P0	10	DDI3_TX_P0_R	19	DDI3_TX_P0_R
2	DDI3_TX_N0	11	DDI3_TX_N0_R	20	DDI3_TX_N0_R
3	DDI3_TX_P1	12	DDI3_TX_P1_R	21	DDI3_TX_P1_R
4	DDI3_TX_N1	13	DDI3_TX_N1_R	22	DDI3_TX_N1_R
5	DDI3_TX_P2	14	DDI3_TX_P2_R	23	DDI3_TX_P2_R
6	DDI3_TX_N2	15	DDI3_TX_N2_R	24	DDI3_TX_N2_R
7	DDI3_TX_P3	16	DDI3_TX_P3_R	25	DDI3_TX_P3_R
8	DDI3_TX_N3	17	DDI3_TX_N3_R	26	DDI3_TX_N3_R

17	HDMI_CTRLCLK	HDMI_CTRLCLK
17	HDMI_CTRLDATA	HDMI_CTRLDATA
17	HDMI_HPD	HDMI_HPD









HDMI Connector Pin13: CEC
沒有使用必置空接(Floating)
避免HDCP測試 FAIL

DVI

Pin	Signal	Pin	Signal	Pin	Signal
1	DDI2_TX_P0	10	DDI2_TX_P0_R	19	DDI2_TX_P0_R
2	DDI2_TX_N0	11	DDI2_TX_N0_R	20	DDI2_TX_N0_R
3	DDI2_TX_P1	12	DDI2_TX_P1_R	21	DDI2_TX_P1_R
4	DDI2_TX_N1	13	DDI2_TX_N1_R	22	DDI2_TX_N1_R
5	DDI2_TX_P2	14	DDI2_TX_P2_R	23	DDI2_TX_P2_R
6	DDI2_TX_N2	15	DDI2_TX_N2_R	24	DDI2_TX_N2_R
7	DDI2_TX_P3	16	DDI2_TX_P3_R	25	DDI2_TX_P3_R
8	DDI2_TX_N3	17	DDI2_TX_N3_R	26	DDI2_TX_N3_R

17	DVI_CTRLCLK	DVI_CTRLCLK
17	DVI_CTRLDATA	DVI_CTRLDATA
17	DVI_HPD	DVI_HPD




Elitegroup Computer Systems			
Title	DP/HDMI		
Size	Document Number	H1144-AM	Rev V1.1
Date	Tuesday, December 01, 2015	Sheet 12	of 48

The schematic for L38 shows a blue inductor with 10 turns. Pin 1 is connected to +VCC3 and pin 2 is connected to AVCC33. The schematic for L39 shows a blue inductor with 10 turns. Pin 1 is connected to +VCC3 and pin 2 is connected to VDD_DAC_33. Both inductors are labeled FB-60-04-B.




LDO_EN(PIN21)	
0	1
VCCK_V12 from External 1.2V	VCCK_V12 from Embedded LDO




**Note: When connected to non-EDID monitor,
XO Pin Pull Down : Disable RTD2168 embedded EDID, CPU handle.
XO Pin Pull High : Enable RTD2168 embedded EDID.**


to set PIN22 pull low, PIN23 pull high for Rom mode.






VGA





Level shifter, default 0 ohm



If build in Internal DVI Con,
that can use the circuit to protect reverse voltage together.









Elitegroup Computer Systems			
Title			
VGA			
Size	Document Number	Rev	
Custom	H11H4-AM	V1.1	
Date:	Tuesday, December 01, 2015	Sheet	14 of 48




ME disable


Sam 091415
Change to SW ME disable, and run-stuff HW ME disable jumper for MP stage









MODE	CLR_CMOS
NORMAL	1-2
CLEAR CMOS	2-3






INTEL LGA1151 SOKET M.2 SSD DISK


M.2 (NGFF)



Key	Power Rail	Voltage Tolerance	Current Consumption Limit	
			Peak mA Max Avg @ 100 μ s	Normal mA Max Avg @ 1 s
E	3.3 V	$\pm 5\%$	2000	



SO	ATX_PWRGD	+V3P3_WLAN
S3/S4/S5	1	+VCC3
	0	+3VSB



Elitegroup Computer Systems			
Title	M.2 Slot		
Size	Custom	Document Number	H11H4-AM
Date	Tuesday, December 01, 2015	Sheet	21 of 48

22 AD[31..0] <<> AD[31..0]
 22 C_BE_L[3..0] <<> C_BE_L[3..0]

22 PME_B_L <<> PME_B_L
 22 GNT0_L <<> GNT0_L
 22 REQ0_L <<> REQ0_L

22 INTA_L <<> INTA_L
 22 INTB_L <<> INTB_L
 22 INTC_L <<> INTC_L
 22 INTD_L <<> INTD_L

22 PAR <<> PAR
 22 DEVSEL <<> DEVSEL_L
 22 IRDY_L <<> IRDY_L
 22 SERR_L <<> SERR_L
 22 STOP_L <<> STOP_L
 22 LOCK_L <<> LOCK_L
 22 TRDY_L <<> TRDY_L
 22 PERR_L <<> PERR_L
 22 FRAME_L <<> FRAME_L

22 PCIRST_L <<> PCIRST_L
 22 PCICLK0 <<> PCICLK0
 22 PM66EN <<> PM66EN


16,21,24,30,32 SMBCLK_STBY <<> SMBCLK_STBY
 16,21,24,30,32 SMBDATA_STBY <<> SMBDATA_STBY

+VCC3 R392 1 2 8.2K-04 PACK64_1_L
 R391 1 2 8.2K-04 PREQ64_1_L







PCI Slot
 +VCC/S0/5A
 +VCC3/S0/7.6A
 +V12/S0/0.5A
 +3VSB/0.375A

+VCC3 C239 1 2
 .1U-16VY5-04-O
 GND
 10P-04
 GND
 C241

Stitching CAP of PCICLK0





IDSEL=AD16
 INT[A,B,C,D]








Between PCIE1 & PCI


Title			PCI Slot
Size	Document Number	H11H4-AM	
Custom			
Date:	Tuesday, December 01, 2015	Sheet	23 of 48
		Rev	V1.1

****PCI-E SPEC****
VCC3:3A
12V:5.5A
3VSB:0.375A

















one slot support dual lan card, reserve





 Elitegroup Computer Systems			
Title PCI-E X16/X1			
Size Custom	Document Number H11H4-AM		Rev V1.1
Date:	Tuesday, December 01, 2015	Sheet	24 of 48

INTEL SKYLAKE PALTFORM MURAT IRKAN 2022






		
Title Reserved		
Size Custom	Document Number H11H4-AM	Rev V1.1
Date: Tuesday, December 01, 2015	Sheet 25 of 48	









Elitegroup Computer Systems			
Title			
USB3.0 Connector/Slot			
Size			
Custom	Document Number	H11H4-AM	Rev
			V1.1
Date:			
Tuesday, December 01, 2015	Sheet	28	of 48



uP7536 Enable use	RJ?	RJ?	S4/S5 USB_5V_DUAL	Customer
VDIMM	0ohm (1-2)	NA	0 Volt	Acer S4 w/o S5 w/ USB_5VDUAL
5VSB	0ohm (2-3)	NA	5 Volt	
* GPIO	NA	0 ohm	S4 : 0 Volt S5 : 5 Volt	









6,16,25,32,37,46 SLP_S3_L >> SLP_S3_L







USB2.0 header


USB2.0 connector





Elitegroup Computer Systems			
Title USB2.0 Connector/Header			
Size Custom	Document Number H11H4-AM		Rev V1.1
Date: Tuesday, December 01, 2015	Sheet 27	of 48	




 Elitegroup Computer Systems			
Title Audio ALC662-VD			
Size Custom	Document Number H11H4-AM		Rev V1.1
Date: Tuesday, December 01, 2015		Sheet 28 of 48	

 Elitegroup Computer Systems			
Title Reserved			
Size Custom	Document Number H11H4-AM		Rev V1.1
Date: Tuesday, December 01, 2015	Sheet 31	of 48	







CPU_FAN 4 pin circuit




PS2 circuit




Front Panel circuit




SYS_FAN 3/4 pin co-layout circuit



Buzzer circuit



Case open circuit



Power LED circuit



15,36,38 SPI_MOSI >> SPI_MOSI R474 2 1 0-04 SPI_MOSIO
15,36 SPI_MISO >> SPI_MISO R451 2 1 0-04 SPI_MISO0

15 SPI_CLK >> SPI_CLK R455 2 1 0-04 SPI_CLK0


15 SPI_CS_L0 >> SPI_CS_L0 R465 2 1 0-04 ROM_CS_L0

Sam 0914'15
In MP stage, remove SPI debug header


SPI_MOSIO 1 2
SPI_MISO0 C419 2 12P-04
ROM_CS_L0 C414 2 12P-04
C420 2 12P-04




SPI ROM




BIOS WP




Title				
SPI ROM				
Size	Document Number			Rev
B	H11H4-AM			V1.1
Date:	Tuesday, December 01, 2015		Sheet	35 of 48




BOOT SELECT STRAP
IF SAMPLED HIGH, LPC IS SELECTED ELSE SPI
PCH HAS INTERNAL WEAK PD




Top Swap Override
The signal has a weak internal pull-down.
0 = Disable "Top Swap" mode. (Default)
1 = Enable "Top Swap" mode.




NO REBOOT IF SAMPLED HIGH
PCH HAS INTERNAL WEAK PD




ESPI FLASH SHARING MODE
PCH HAS INTERNAL WEAK PD
0: MASTER ATTACHED FLASH SHARING
1:SLAVE ATTACHEHD FLASH SHARING




DFX TEST MODE
XTAL INPUT IS SINGLE ENDED IF SAMPLED LOW ELSE DIFFERENTIAL




ESPI/LPC SELECT STRAP
IF SAMPLED HIGH, ESPI IS SELECTED ELSE LPC
PCH HAS INTERNAL WEAK PD




BOOT HALT ENABLED IF LOW
PCH HAS INTERNAL WEAK PU



JTAG ODT IS DISABLED IF LOW
PCH HAS INTERNAL WEAK PU




CONSENT STRAP IS ENABLED IF LOW
PCH HAS INTERNAL WEAK PU




V1.0 Depop Pull down for QS
2015/6/8

PESONALITY STRAP IS ENABLED IF LOW
PCH HAS INTERNAL WEAK PU
(P.S. Pull down for pre ES1/ES1/ES2 only)





TLS CONFIDENTIALITY ENABLED
IF SAMPLED HIGH(DEFAULT)
PCH HAS INTERNAL WEAK PD



EXI BOOT STALL BYPASS IS ENABLED IF SAMPLED HIGH
PCH HAS INTERNAL WEAK PD

Title			Strap Pin
Size	Document Number	H11H4-AM	Rev
B			V1.1
Date:	Tuesday, December 01, 2015	Sheet	36 of 48





File			
DC/DC Vcore DRIVER IC			
Size	Document Number	Rev	
Custom	H11H4-AM	V1.1	
Date:	Tuesday, December 01, 2015	Sheet	41 of 48

+V_{CORE_GT} :
TDC/I_{max} : 37A/51A
OCP : 71.4A


Close VR Side

+V_{SA} : 1.05V
I_{max} : 11.1A
OCP : 14A


Close VR Side

V_{CCIO}, V_{CCSA} must ramp after V_{ccST} and V_{DDQ} have completed their ramps


Elitegroup Computer Systems			
Title: USB Charge (TP52548)/USB Dis			
Size	Document Number	Rev	
Custom	H11944-AM	V1.1	
Date	Tuesday, December 01, 2015	Sheet	42 of 48




State	EN1	EN2	VDDQ	VTTREF	VTT
S0	High	High	ON	ON	ON
S3	Low	High	ON	ON	OFF(High-Z)
S4/S5	Low	Low	OFF	OFF	OFF
Others	High	Low	OFF	OFF	OFF




EN pin please used
3.3V or 5V for enable
control voltage




PCH & VCCST PWROK




SYS_PWROK SURPRISE POWER DOWN TRIGGERED BY PWRGD_PS



EuP Lot6 Power Saving Circuit



5VDUAL





Power Name	Current
PCH	109mA
LAN RTL8111E-VL	165mA
SIO IT872EX	6mA
EPW Non-AMT	0mA
SPI Non-AMT	0mA
PCI-E 4 Slots	0.375 X 4 = 1.5A
MINI PCI-E 1 Slots	2.2A
Total Current	0.28 + 3.7 = 3.98A

V1P0A

$$I_{LOAD_OC} = \frac{V_{CS_OC}}{8 \times R_{DS(ON)}} + \frac{I_{RIPPLE}}{2}$$

$$= \frac{V_{CS_OC}}{8 \times R_{DS(ON)}} + \frac{1}{2 \times L \times f} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$



			
Title V1P0A			
Size Custom	Document Number H11H4-AM		Rev V1.1
Date: Tuesday, December 01, 2015	Sheet 46	of 48	

ATX Single P/S			
5VSB	12V	-12V	
+/-5%	+/-5%	+/-5%	

ATX4P	
12V	
+/-5%	

Switching	
ISL95855	

Switching	
APW8727L	

Intel SkyLake CPU		
VCORE	SVID	79A(65W)
VCC_GT	SVID	51A
VCC_SA	0.95V	11.1A
VCCIO	0.95V	5.5A
VDIMM	1.2V	2.8A

DDR4 DIMM 2133MHz (2)

VDIMM		
1.2V	1.36A	

Intel SKT-PCH (Q170/B150)		
VCCPRIM_1p0	1V	6.15A
VCCCLK1	1V	0.035A
VCCCLK2	1V	0.204A
VCCCLK3	1V	0.058A
VCCCLK4	1V	0.036A
VCCCLK5	1V	0.008A
VCCMPHY_1p0	1V	4.09A
VCCHDAPLL_1p0	1V	0.008A
VCCMPHYPLL_1p0	1V	0.025A
VCCPCIE3PLL_1p0	1V	0.037A
VCCUSB2PLL_1p0	1V	0.013A
VCCPGPPA	3.3V	0.088A
VCCPGPPBCH	3.3V	0.273A
VCCPGPPD	3.3V	0.106A
VCCPGPPEF	3.3V	0.141A
VCCPGPPG	3.3V	0.132A
VCCSPI	3.3V	0.013A
VCCATS	3.3V	0.007A
VCCDA	3.3V	0.075A
VCCPRIM_3p3	3.3V	0.370A
VCCDSW_3p3	3.3V	0.502A
VCCRTCPRIM_3p3	3.3V	0.001A
VCCRTC	3.0V	0.001A

2.06A for Deep Sx

SATA power per		
12V	1.2A	
5V	1.6A	

Total 2 connector

Switching	
APW8727L	

$$I_{in} = ((I_{out} * V_{out}) / 0.8) / V_{in}$$

LDO	
V_3P3_LAN	177mA

LAN		
VDD3P3	3.3V	177mA
VDD10	1V	300mA

FAN		
CPU_FAN	+12V	1A
SYS_FAN	+12V	1A

1A

VGA	
5V	0.5A
DVI	
5V	0.5A

SIO IT8733			
3VSB	3.3V	TBD	
VCC3	3.3V	TBD	
Battery 3.3V	3.3V	TBD	

AUDIO ALC662-VD			
DVDD 3.3V	3.3V	11mA	
AVDD	5V	42mA	
Internal LDO			



Title			
Power Delivery			
Size	Document Number	Rev	
Custom	H11H4-AM	V1.1	
Date:	Tuesday, December 01, 2015	Sheet	47 of 48

