# Reference Schematics For RK3588S

RK3588S\_Tablet\_Demo\_SCH

### **Main Functions Introduction**

1) Charger: 1Cell Battery\_QC

2) PMIC: 1 x RK806-1+DiscretePower

3) RAM: 2 x 32bits LPDDR4/4x 4) ROM: eMMC5.1(Default)

5) Support: 1 x Type-C 3.0(with DP function)

6) Support: 1 x 4Lanes MIPI D/CPHY RX Camera

7) Support: 1 x 2Lanes MIPI DPHY RX Camera

8) Support: 1 x 4Lanes MIPI D/CPHY TX

9) Support: a/b/g/n/ac/ax 2T2R WIFI(PCIE) + BT5.0

11) Support: 1 x Headphone + 2 x Speaker out + 1 x Analog MIC

12) Support: 2 x PDM MIC Array

13) Support: Gyroscope+G-sensor+Ambient Light+Proximity

| Rac          | kch          | Ro            | ckchip Elec         | ctronic | s Co., Ltd |  |  |  |  |  |
|--------------|--------------|---------------|---------------------|---------|------------|--|--|--|--|--|
| Project:     | RK35885      | RK3588S_Demo  |                     |         |            |  |  |  |  |  |
| File:        | 00.Cove      | 00.Cover Page |                     |         |            |  |  |  |  |  |
| Date:        | Friday, Janu | ıary 07, 2022 | Rev:                | V10     |            |  |  |  |  |  |
| Designed by: | Joseph       | Reviewed by:  | <checker></checker> | Sheet:  | 1 of 32    |  |  |  |  |  |

### **Table of Content**

| Page 1             | 00.Cover Page                   |
|--------------------|---------------------------------|
| Page 2             | 01.Index and Notes              |
| Page 3             | 02.Revision History             |
| Page 4             | 03.Block Diagram_PoweTree-1cell |
| Page 5             | 05.System Power Sequence        |
| Page 6             | 06.Lower-Speed Bus Map          |
| Page 7             | 07.USB Controller Configure Tab |
| Page 8             | 08.PCIE Fun Map                 |
| Page 9             | 10.RK3588S_Power/GND            |
| Page 10            | 11.RK3588S_OSC/PLL/PMUIO        |
| Page 11            | 12.RK3588S DDR Controler        |
| Page 12            | 13.RK3588S Flash/SD Controller  |
| Page 13            | 14.RK3588S_USB20/USB30/DP PHY   |
| Page 14            | 15.RK3588S_SARADC/1.8V GPIO     |
| Page 15            | 16.RK3588S_MIPI Interface       |
| Page 16            | 17.RK3588S_HDMI/eDP Interface   |
| Page 17            | 18.RK3588S PCIE2/SATA3/USB3 PHY |
| Page 18            | 19.RK3588S GPIO                 |
| Page 19            | 20.Power_1Cell_QC               |
| Page 20            | 22.Power-PMIC_RK806-1           |
| Page 21            | 23.Power_Ext Discrete           |
| Page 22            | 24.RTC                          |
| Page 23            | 38.DRAM-LPDDR4/4X_200P_2X32bit  |
| Page 24            | 40.eMMC Flash                   |
| Page 25            | 46.VI-Camera MIPI CSI0-RX       |
| Page 26            | 47.VI-Camera_MIPI-DPHY-RX       |
| Page 27            | 55.VO-MIPI DPHY-TX              |
| Page 28            | 63.WIFI/BT-PCIe_2T2R(AP6275PR3) |
| Page 29            | 70.Audio Codec-ES8388           |
| Page 30            | 90.Sensor                       |
| Page 31            | 92.KEY Array                    |
| Page 32            | 93.Debug UART/JTAG Port         |
| Page 33            |                                 |
| Page 34            |                                 |
| Page 35            |                                 |
| Page 36            |                                 |
| Page 37            |                                 |
| Page 38            |                                 |
| Page 39            |                                 |
| Page 40            |                                 |
| Page 41            |                                 |
| Page 42            |                                 |
| Page 43            |                                 |
| Page 44<br>Page 45 |                                 |
| Page 45<br>Page 46 |                                 |
| Page 46<br>Page 47 |                                 |
|                    |                                 |
| Page 48            |                                 |
| Page 49            |                                 |
| Page 50<br>Page 51 |                                 |
| Page 51<br>Page 52 |                                 |
| Faye 32            |                                 |
|                    |                                 |
|                    |                                 |

#### Note

The power suffix S0 or S3 means:

S3: Keep power On during sleeping

S0:Power off during sleeping

# Generate Bill of Materials

### Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

### Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

### Description

#### Note

**Option** 

# Notes

- Component parameter description

  1. DNP stands for component not mounted temporarily

  2. If Value or option is DNP, which means the area is reserved without being mounted

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.

#### **Rockchip Confidential**

Rockchip Electronics Co., Ltd


| Project: | RK3588S      | _Demo        |      |     |  |  |
|----------|--------------|--------------|------|-----|--|--|
| File:    | 01.Index     | and Notes    |      |     |  |  |
| Date:    | Friday, Janu | ary 07, 2022 | Rev: | V10 |  |  |
|          |              |              |      |     |  |  |

# Revision History


| Version | Date       | Ву         | Change Dsecription   | Approved |
|---------|------------|------------|--|----------|
| V1.0    | 2022-01-05 | Joseph.Wei | 1:Revision preliminary version   |          |
| V1.1    | 2022-02-18 | Joseph.Wei | 1.C1604,C1612的电容改成1uF/4V。<br>2.为了减少待机功耗,将PMUIO2电源域改成1.8V,此IO域对应外设IO电压相应修改<br>3.把L2203,L2205,L2207,L2300,L2301,L2302电感由0.22uH(TDK)改为<br>0.24uH(Sunlord); L2201的电感由0.22uH(TDK)改为0.22uH (Sunlord),封装IND_404020。 |          |
|         |            |            | MISHARKANIA  |          |

| Rac          | kch       | Ro               | ckchip Elec         | ctronic | s Co., Ltd |
|--------------|-----------|------------------|---------------------|---------|------------|
| Project:     | RK35888   | S_Demo           |                     |         |            |
| File:        | 02.Revis  | ion Histor       | у                   |         |            |
| Date:        | Wednesday | , February 23, 2 | 022                 | Rev:    | V10        |
| Designed by: | Joseph    | Reviewed by:     | <checker></checker> | Sheet:  | 3 of 32    |

# RK3588S Tablet Demo Block Diagram for 1-Cell Charger



# Power tree for 1-Cell Charger





# **Power Sequence**


| VEC_SYSIN  VCC_SYSIN  VCC_IVI_NLDO_S3  VCD_QTO_PLDO_S3  VDD_LOG_S0  VDD_OV75_S3  VDD_OV75_S0  VDDA_OV75_S0  VDDA_OV75_S0  VDDA_OV75_S0  VDDA_DDR_S0  VDDA_DDR_PLL_S0  VDD_CPU_LIT_S0  VCC_IV8_S3  VCC_IV8_S3  VCC_A_IV8_S0  VCCA_IV8_S0  VCCA_IV8_S0  VDD_CPU_BC_S0  VDD_CPU_S3  AVDD_IV2_S0  VDD_CPU_S3  AVDD_VDENC_S0  VCC_3V3_S3  VCC_SV3_S3  VCC_SV3_S3  VCC_SV3_S3  VCC_SV3_S5  VCC_SV3_S5  VCC_SV8_GAM_S0  VCC_LV8_CAM_S0  VCC_LV8_CAM_S0  VCC_LV8_CAM_S0  VCC_LV8_CAM_S0 |                 | 0             | 1     | 2 | 3             | 4 | 5              | 6             | . 7 | . 8           | 9 | 19 |
|---|-----------------|---------------|-------|---|---------------|---|----------------|---------------|-----|---------------|---|----|
| VCC_1V1_NLDO_S3 VCC_2V0_PLDO_S3 VCC_2V0_PLDO_S3 VDD_LOG_S0 VDD_LOG_S0 VDD_DV75_S3 VDD_OV75_S0 VDDA_OV75_S0 VDDA_OV75_S0 VDDA_OV75_S0 VDDDR_S0 VDDA_DDR_S0 VDDA_DDR_PLL_S0 VCC_1V8_S3 VCC_1V8_S3 VCC_1V8_S0 VCCA_1V8_S0 VCCA_1V8_S0 VCCA_1V8_S0 VCDDA_DDR_S3 AVDD_1V2_S0 VDD_UDR_S3 AVDD_SDR_S3 VDD_GPU_S0 VDD_VDENC_S0 VCC_3V3_S3 VCCIO_SD_S0 VDD_CPU_BIGO_S0 VDD_CPU_BIGO_S0 VDD_CPU_BIGO_S0 VDD_CPU_BIGI_S0 VDD_NPU_S0 VCC_1V2_CAM VCC_1V8_CAM_S0 VCC_2V8_CAM_S0              | VBUS_TYPEC      | $\mathcal{I}$ |       |   |               |   |                |               |     |               |   |    |
| VCC_2V0_PLDO_S3  VDD_LOG_S0  VDD_LOG_S0  VDD_OV75_S3  VDDA_OV75_S0  VDDA_OV75_S0  VDDA_OV75_S0  VDDA_DOR_S0  VDD_DDR_S0  VCC_1V8_S3  VCC_1V8_S3  VCCA_1V8_S0  VCCA_1V8_S0  VCDA_OV9_DDR_S3  VDD2_DDR_S3  AVDD_1V2_S0  VDD_CPU_LTS0  VDD_GPU_S0  VCC_3V3_S3  VCC_3V3_S3  VCCI_SD_S0  VCC_3V3_SD_S0  VCC_3V3_SD_S0  VDD_CPU_BIG1_S0  VCC_1V2_CAM  VCC_1V8_CAM_S0  VCC_2V8_CAM_S0  VCC_2V8_CAM_S0  | VCC_SYSIN       |               | _     |   |               |   |                |               |     |               |   | _  |
| VDD_OV75_S3 VDD_OV75_S0  VDDA_OV75_S0  VDDA_OV75_S0  VDDDA_OV85_S0  VDD_DDR_S0  VDD_DDR_S0  VDD_CPU_LIT_S0  VCC_1V8_S3 VCC 1V8_S3 VCC 1V8_S0  VCCA_1V8_PLDO6_S3  VDD2_DDR_S3  AVDD_1V2_S0  VDD2_LOV9_DDR_S3  VDD_GPU_S0  VDD_VDENC_S0 VCC_3V3_S3  VCCIO_SD_S0  VDD_CPU_BIG0_S0  VDD_CPU_BIG1_S0  VDD_CPU_BIG1_S0  VCC_1V8_CAM_S0  VCC_2V8_CAM_S0  VCC_2V8_CAM_S0  |                 |               | •     | _ |               |   |                |               |     |               |   |    |
| VDD_OV75_S0  VDDA_OV75_S0  VDDA_OV75_S0  VDDA_OV85_S0  VDD_DDR_S0  VDD_DDR_S0  VDD_CPU_LIT_S0  VCC_IV8_S3  VCC 1V8_S0  VCCA_1V8_S0  VCCA_1V8_PLDO6_S3  VDD2_DDR_S3  AVDD_1V2_S0  VDD_GPU_S0  VDD_GPU_S0  VDD_VDENC_S0  VCC_3V3_S3  VCCIO_SD_S0  VDD_CPU_BIG0_S0  VDD_CPU_BIG1_S0  VCC_1V2_CAM  VCC_1V8_CAM_S0  VCC_2V8_CAM_S0  VCC_2V8_CAM_S0  VCC_2V8_CAM_S0   |                 |               |       |   | $\int$        |   |                |               |     |               |   |    |
| VDDA_OV85_S0  VDD_DDR_S0  VDDA_DDR_PLL_S0  VDD_CPU_LIT_S0  VCC_1V8_S3  VCC 1V8_S0  VCCA_1V8_S0  VCCA_1V8_PLDO6_S3  VDD2_DDR_S3  AVDD_1V2_S0  VDD_QPU_SO  VDD_QPU_SO  VDD_VDENC_S0  VCCA_3V3_S0  VCC_3V3_S3  VCCIO_SD_S0  VDD_CPU_BIG0_S0  VDD_CPU_BIG1_S0  VDD_NPU_S0  VCC_1V2_CAM  VCC_2V8_CAM_S0  VCC_2V8_CAM_S0  |                 |               |       |   | $\mathcal{I}$ |   |                |               |     |               |   |    |
| VDD_ DDR_ SO VDDA_ DDR_ PLL_ SO  VDD_ CPU_LIT_SO  VCC_1V8_S3 VCC 1V8_SO  VCCA_1V8_SO  VCCA_1V8_PLDO6_S3  VDD2_ DDR_ S3  AVDD_ 1V2_ SO  VDD_ CPU_BOS  VCC_3V3_S3  VCC_1V8_SO  VCC_3V3_S3  VCC_1V8_SO  VCC_3V3_SD_SO  VCC_1V2_CAM  VCC_1V8_CAM_SO  VCC_2V8_CAM_SO  VCC_2V8_CAM_SO   | VDDA_0V75_S0    |               |       |   | $\overline{}$ |   |                |               |     |               |   |    |
| VDDA DDR PLL SO  VDD_CPU_LIT_SO  VCC_1V8_S3  VCC 1V8_SO  VCCA_1V8_SO  VCCA_1V8_PLDO6_S3  VDD2_DDR_S3  AVDD_1V2_SO  VDD2_L_OV9_DDR_S3  VDD_GPU_SO  VCC_3V3_S3  VCCIO_SD_SO  VDD_CPU_BIGO_SO  VDD_CPU_BIGO_SO  VDD_CPU_BIGO_SO  VCC_1V2_CAM  VCC_1V8_CAM_SO  VCC_2V8_CAM_SO  VCC_2V8_CAM_SO   |                 |               |       |   | $\mathcal{I}$ |   |                |               |     |               |   |    |
| VCC_1V8_S3 VCC_1V8_S0  VCCA_1V8_S0  VCCA_1V8_S0  VCCA_1V8_PLDO6_S3  VDD2_DDR_S3  AVDD_1V2_S0  VDD2_L_0V9_DDR_S3  VDD_GPU_S0  VDD_VDENC_S0  VCC_3V3_S3  VCCIO_SD_S0  VDDQ_DDR_S0  VDD_CPU_BIG0_S0  VDD_CPU_BIG0_S0  VDD_CPU_BIG1_S0  VCC_1V8_CAM_S0  VCC_2V8_CAM_S0  VCC_2V8_CAM_S0  |                 | 1             |       |   | $\overline{}$ |   |                |               |     |               |   |    |
| VCC 1V8 S0           VCCA_1V8_S0           VCCA_1V8_PLD06_S3           VDD2_DDR_S3           AVDD_1V2_S0           VDD2_L_OV9_DDR_S3           VDD_GPU_S0           VDD_VDENC_S0           VCC_3V3_S3           VCCIO_SD_S0           VDDQ_DDR_S0           VDDQ_DDR_S0           VDD_CPU_BIGO_S0           VDD_CPU_BIGO_S0           VDD_CPU_BIGO_S0           VDD_NPU_S0           VCC_1V2_CAM           VCC_2V8_CAM_S0   | VDD_CPU_LIT_S0  |               |       |   |               | _ |                |               |     |               |   |    |
| VCCA_1V8_SO  VCCA_1V8_PLDO6_S3  VDD2_DDR_S3  AVDD_1V2_SO  VDD2L_0V9_DDR_S3  VDD_GPU_SO  VDD_VDENC_SO  VCCA_3V3_S0  VCCIO_SD_SO  VCC_3V3_SD_SO  VCC_3V3_SD_SO  VDD_CPU_BIGO_SO  VDD_CPU_BIGO_SO  VDD_CPU_BIGO_SO  VCC_1V2_CAM  VCC_1V8_CAM_SO  VCC_2V8_CAM_SO  |                 |               | ••••• |   |               |   |                |               |     |               |   |    |
| VDD2 DDR S3   |                 |               |       |   |               |   |                |               |     |               |   |    |
| AVDD 1V2 S0  VDD2L_0V9_DDR_S3  VDD_GPU_S0  VDD_VDENC_S0  VCC_3V3_S3  VCCIO_SD_S0  VDDQ_DDR_S0  VDD_CPU_BIG0_S0  VDD_CPU_BIG1_S0  VDD_CPU_BIG1_S0  VCC_1V2_CAM  VCC_1V8_CAM_S0  VCC_2V8_CAM_S0   | VCCA1V8_PLDO6_S | 3             |       |   |               |   |                |               |     |               |   |    |
| VDD2L_0V9_DDR_S3  VDD_GPU_S0  VDD_VDENC_S0  VCCA_3V3_S0  VCCIO_SD_S0  VDDQ_DDR_S0  VCC_3V3_SD_S0  VDD_CPU_BIGO_S0  VDD_CPU_BIGS_S0  VDD_CPU_BIGS_S0  VDD_NPU_S0  VCC_1V2_CAM  VCC_1V8_CAM_S0  VCC_2V8_CAM_S0  | VDD2 DDR S3     |               |       |   |               |   | $\int_{-}^{-}$ |               |     |               |   |    |
| VDD_GPU_S0  VDD_VDENC_S0  VCCA_3V3_S0  VCC_3V3_S3  VCCIO_SD_S0  VDDQ_DDR_S0  VCC_3V3_SD_S0  VDD_CPU_BIG0_S0  VDD_CPU_BIG1_S0  VDD_CPU_BIG1_S0  VCC_1V2_CAM  VCC_1V8_CAM_S0  VCC_2V8_CAM_S0  | AVDD_1V2_S0     |               |       |   |               |   | $\int$         |               |     |               |   |    |
| VDD_VDENC_SO  VCCA_3V3_SO VCC_3V3_S3  VCCIO_SD_SO  VDDQ_DDR_SO  VCC_3V3_SD_SO  VDD_CPU_BIGO_SO  VDD_CPU_BIG1_SO  VDD_NPU_SO  VCC_1V2_CAM VCC_1V8_CAM_SO  VCC_2V8_CAM_SO   | VDD2L_0V9_DDR_S | 3             |       |   |               |   |                | $\overline{}$ |     |               |   |    |
| VCCA 3V3 SO<br>VCC_3V3_S3<br>VCCIO_SD_SO<br>VDDQ_DDR_SO<br>VCC_3V3_SD_SO<br>VDD_CPU_BIGO_SO<br>VDD_CPU_BIG1_SO<br>VDD_NPU_SO<br>VCC_1V2_CAM<br>VCC_1V8_CAM_SO<br>VCC_2V8_CAM_SO   | VDD_GPU_S0      |               |       |   |               |   |                |               |     |               |   |    |
| VCC_3V3_\$3  VCCIO_SD_SO  VDDQ_DDR_SO  VCC_3V3_SD_SO  VDD_CPU_BIGO_SO  VDD_CPU_BIG1_SO  VDD_NPU_SO  VCC_1V2_CAM  VCC_1V8_CAM_SO  VCC_2V8_CAM_SO   |                 |               |       |   |               |   |                | _             |     |               |   |    |
| VDDQ_DDR_S0  VCC_3V3_SD_S0  VDD_CPU_BIG0_S0  VDD_CPU_BIG1_S0  VDD_NPU_S0  VCC_1V2_CAM  VCC_1V8_CAM_S0  VCC_2V8_CAM_S0   |                 |               |       |   |               |   |                |               | _   |               |   |    |
| VCC_3V3_SD_SO  VDD_CPU_BIG0_SO  VDD_CPU_BIG1_SO  VDD_NPU_SO  VCC_1V2_CAM  VCC_1V8_CAM_SO  VCC_2V8_CAM_SO  | VCCIO_SD_SO     |               |       |   |               |   |                |               | _   |               |   |    |
| VDD_CPU_BIG0_S0  VDD_CPU_BIG1_S0  VDD_NPU_S0  VCC_1V2_CAM  VCC_1V8_CAM_S0  VCC_2V8_CAM_S0   | VDDQ_DDR_S0     |               |       |   |               |   |                |               | _   |               |   |    |
| VDD_CPU_BIG1_S0  VDD_NPU_S0  VCC_1V2_CAM  VCC_1V8_CAM_S0  VCC_2V8_CAM_S0  | VCC_3V3_SD_S0   |               |       |   |               |   |                |               |     | $\mathcal{I}$ |   | _  |
| VDD_NPU_S0  VCC_1V2_CAM  VCC_1V8_CAM_S0  VCC_2V8_CAM_S0   | VDD_CPU_BIGO_SO |               |       |   |               |   |                |               |     | _             |   |    |
| VCC_1V2_CAM  VCC_1V8_CAM_S0  VCC_2V8_CAM_S0   | VDD_CPU_BIG1_S0 |               |       |   |               |   |                |               |     |               |   |    |
| VCC_1V8_CAM_S0 VCC_2V8_CAM_S0   | VDD_NPU_S0      |               |       |   |               |   |                |               |     | $\mathcal{I}$ |   |    |
| VCC_2V8_CAM_S0  | VCC_1V2_CAM     |               |       |   |               |   |                |               |     |               |   |    |
|   | VCC_1V8_CAM_S0  |               |       |   |               |   |                |               |     |               |   |    |
|   | VCC_2V8_CAM_S0  |               |       |   |               |   |                |               |     |               |   |    |
| RESET   | RESET           |               |       |   |               |   |                |               |     |               |   | _  |

| Power<br>Supply | PMIC<br>Channel | Supply<br>Limit | Power<br>Name    | Time<br>Slot     | Default<br>Voltage | Default<br>ON/OFF | Sleep<br>ON/OFF | Peak<br>Current | Sleep<br>Current |
|-----------------|-----------------|-----------------|------------------|------------------|--------------------|-------------------|-----------------|-----------------|------------------|
| VCC_SYSIN       | RK806-1_BUCK1   | 6.5A            | VDD_GPU_S0       | Slot:5           | 0.75V              | ON                | OFF             | TBD             | TBD              |
| VCC_SYSIN       | RK806-1_BUCK2   | 5A              | VDD_CPU_LIT_S0   | Slot:3           | 0.75V              | ON                | OFF             | TBD             | TBD              |
| VCC_SYSIN       | RK806-1_BUCK3   | 5A              | VDD_LOG_S0       | Slot:2           | 0.75V              | ON                | OFF             | TBD             | TBD              |
| VCC_SYSIN       | RK806-1_BUCK4   | 3A              | VDD_VDENC_S0     | Slot:5           | 0.75V              | ON                | OFF             | TBD             | TBD              |
| VCC_SYSIN       | RK806-1_BUCK5   | 2.5A            | VDD_DDR_S0       | Slot:2           | 0.85V              | ON                | OFF             | TBD             | TBD              |
| VCC_SYSIN       | RK806-1_BUCK6   | 2.5A            | VDD2_DDR_S3      | Slot:4           | ADJ<br>FB=0.5V     | ON                | ON              | TBD             | TBD              |
| VCC_SYSIN       | RK806-1_BUCK7   | 2.5A            | VCC_2V0_PLDO_S3  | Slot:1           | 2.0V               | ON                | ON              | TBD             | TBD              |
| VCC_SYSIN       | RK806-1_BUCK8   | 2.5A            | VCC_3V3_S3       | Slot:6           | 3.3V               | ON                | ON              | TBD             | TBD              |
| VCC_SYSIN       | RK806-1_BUCK9   | 2.5A            | VDDQ_DDR_S0      | Slot:6           | ADJ<br>FB=0.5V     | ON                | OFF             | TBD             | TBD              |
| VCC_SYSIN       | RK806-1 BUCK10  | 2.5A            | VCC_1V8_S3       | Slot:3           | 1.8V               | ON                | ON              | TBD             | TBD              |
| _               | RK806-1_PLD01   | 0.5A            | VCC_1V8_S0       | Slot:3           | 1.8V               | ON                | OFF             | TBD             | TBD              |
| VCC_2V0_PLDO_S3 | RK806-1_PLDO2   | 0.3A            | VCCA_1V8_50      | Slot:3           | 1.8V               | ON                | OFF             | TBD             | TBD              |
|                 | RK806-1_PLDO3   | 0.3A            | VDDA_1V2_S0      | Slot:4           | 1.2V               | ON                | OFF             | TBD             | TBD              |
|                 | RK806-1_PLDO4   | 0.5A            | VCCA_3V3_S0      | Slot:6           | 3.3V               | ON                | OFF             | TBD             | TBD              |
| VCC_SYSIN       | RK806-1_PLD05   | 0.3A            | VCCIO_SD_S0      | Slot:6           | 3.3V               | ON                | OFF             | TBD             | TBD              |
|                 | RK806-1_PLD06   | 0.3A            | VCCA1V8_PLDO6_S3 | Slot:3           | 1.8V               | ON                | ON              | TBD             | TBD              |
|                 |                 | 10              |                  |                  |                    |                   |                 |                 |                  |
|                 | RK806-1_NLDO1   | 0.3A            | VDD_0V75_S3      | Slot:2<br>Slot:2 | 0.75V<br>0.85V     | ON                | ON              | TBD<br>TBD      | TBD<br>TBD       |
| VCC_1V1_NLDO_S3 | RK806-1_NLDO2   | 0.3A            | VDDA_DDR_PLL_S0  |                  |                    |                   |                 |                 |                  |
|                 | RK806-1_NLD03   | 0.5A            | VDDA_0V75_S0     | Slot:2           | 0.75V              | ON                | OFF             | TBD             | TBD              |
|                 | RK806-1_NLD04   | 0.5A            | VDDA_0V85_S0     | Slot:2           | 0.85V              | ON                | OFF             | TBD             | TBD              |
| VCC_1V1_NLDO_S3 | RK806-1_NLD05   | 0.3A            | VDD_0V75_S0      | Slot:2           | 0.75V              | ON                | OFF             | TBD             | TBD              |
| VCC_SYSIN       | BUCK_RK860-2    | 6A              | VDD_CPU_BIGO_S0  | Slot:6A          | 0.75V              | ON                | OFF             | TBD             | TBD              |
| VCC SYSIN       | BUCK RK860-3    | 6A              | VDD_CPU_BIG1_S0  | Slot:6A          | 0.75V              | ON                | OFF             | TBD             | TBD              |
| VCC_SYSIN       | BUCK RK860-2    | 6A              | VDD NPU SO       | Slot:6A          | 0.75V              | ON                | OFF             | TBD             | TBD              |
| VCC SYSIN       | EXT BUCK        | 2A              | VCC 1V1 NLDO S3  | Slot:1           | 1.1V               | ON                | ON              | TBD             | TBD              |
| VCC SYSIN       | EXT BUCK        | 2A              | VDD2L OV9 DDR S3 | Slot:5           | 0.9V               | ON                | ON              | TBD             | TBD              |
| VCC_SYSIN       | EXT BUCK        | 2.5A            | VCC 3V3 SD S0    | Slot:6A          | 3.3V               | ON                | OFF             | TBD             | TBD              |
| VCC SYSIN       | EXT_BUCK or LDO | 2A              | VCC_1V2_CAM_S0   | OFF              | 1.2V               | OFF               | OFF             | TBD             | TBD              |
| VCC SYSIN       | LDO             | 0.5A            | VCC 1V8 CAM SO   | OFF              | 1.8V               | OFF               | OFF             | TBD             | TBD              |
| 31311           |                 | 0.5A            | VCC 2V8 CAM SO   | OFF              | 2.8V               | OFF               | OFF             | TBD             | TBD              |


# IO Power Domain Map


| IO<br>Domain | Pin Num                        | Support<br>IO Voltage | Supply Power<br>Pin Name | Power<br>Source          | Operating<br>Voltage |
|--------------|--------------------------------|-----------------------|--------------------------|--------------------------|----------------------|
| PMUIO1       | Pin N36 N37                    | 1.8V Only             | PMUIO1_1V8               | VCC_1V8_S3               | 1.8V                 |
| PMUIO2       | Pin V37 Y37<br>Pin V35 V36     | 1.8V or 3.3V          | PMUIO2_1V8<br>PMUIO2     | VCC_1V8_53<br>VCC_1V8_53 | 1.8V<br>1.8V         |
| EMMCIO       | Pin AC35<br>Pin AC36           | 1.8V Only             | EMMCIO_1V8               | VCC_1V8_50               | 1.8V                 |
| VCCI01       | Pin H31                        | 1.8V Only             | VCCIO1_1V8               | VCC_1V8_S0               | 1.8V                 |
| VCCIO2       | Pin AK11<br>Pin AK10           | 1.8V or 3.3V          | VCCIO2_1V8<br>VCCIO2     | VCC_1V8_S0<br>VCC IO SD  | 1.8V<br>1.8V/3.3V    |
| VCCIO4       | Pin G27 G28<br>Pin G31         | 1.8V or 3.3V          | VCCIO4_1V8<br>VCCIO4     | VCC_1V8_S0<br>VCC_3V3_S0 | 1.8V<br>1.8V         |
| VCCI05       | Pin AF35 AF36<br>Pin AC33 AC34 | 1.8V or 3.3V          | VCCIO5_1V8<br>VCCIO5     | VCC_1V8_S0<br>VCC_1V8_S0 | 1.8V<br>1.8V         |
| VCCI06       | Pin AJ34<br>Pin AL33 AM33      | 1.8V or 3.3V          | VCCIO6_1V8<br>VCCIO6     | VCC_1V8_S0<br>VCC_3V3_S0 | 1.8V<br>3.3V         |
|              |                                |                       |                          |                          |                      |


| Rac          | kch         | Po Ro         | Rockchip Electronics Co., Ltd |        |         |  |  |  |  |
|--------------|-------------|---------------|-------------------------------|--------|---------|--|--|--|--|
| Project:     | RK3588S     | _Demo         |                               |        |         |  |  |  |  |
| File:        | 05.Syste    | m Power S     | equence                       |        |         |  |  |  |  |
| Date:        | Monday, Jar | uary 24, 2022 |                               | Rev:   | V10     |  |  |  |  |
| Designed by: | Joseph      | Reviewed by:  | <checker></checker>           | Sheet: | 5 of 32 |  |  |  |  |





| Controller                   | Pin Name   | Type-C                                     | DPx4Lane                               | +USB20 OTG             | USB30 OTG+DPx2                             | Lane Function                              | USB20 OTG+DPx2                             | Lane Function                                       | USB20 OTG+DPx                              | Lane Function        |
|------------------------------|--|--|--|------------------------|--|--|--|---|--|----------------------|
| Name                         |  | Function                                   | OPTION1                                | OPTION2                | OPTION1                                    | OPTION2                                    | OPTION1                                    | OPTION2   | OPTION1                                    | OPTION2              |
|                              | TYPECO_SBU1/DPO_AUXP<br>TYPECO_SBU2/DPO_AUXN   | TYPECO_SBU1<br>TYPECO_SBU2                 | DPO_AUXP<br>DPO_AUXN                   | DPO_AUXP<br>DPO_AUXN   | DPO_AUXP<br>DPO_AUXN                       | DPO_AUXP<br>DPO_AUXN                       | DPO_AUXP<br>DPO_AUXN                       | DPO_AUXP<br>DPO_AUXN                                | DPO_AUXP<br>DPO_AUXN                       | DPO_AUXP<br>DPO_AUXN |
| USB30 OTG0<br>Device or Host | TYPECO_SSRX1P/DPO_TX0P<br>TYPECO_SSRX1N/DPO_TX0N   | TYPECO_SSRXIP<br>TYPECO_SSRXIN             | DPO_TXOP<br>DPO_TXON                   | DPO_TX2P<br>DPO_TX2N   | TYPECO_SSRX1P<br>TYPECO_SSRX1N             | DPO_TXOP<br>DPO_TXON                       | DPO_TXOP<br>DPO_TXON                       |   | DPO_TXOP<br>DPO_TXON                       | DPO_TX2P<br>DPO_TX2N |
|                              | TYPECO_SSTXIP/DPO_TXIP<br>TYPECO_SSTXIN/DPO_TXIN   | TYPECO_SSTXIP<br>TYPECO_SSTXIN             | DPO_TXIP<br>DPO_TXIN                   | DPO_TX3P<br>DPO_TX3N   | TYPECO_SSTXIP<br>TYPECO_SSTXIN             | DPO_TXIP<br>DPO_TXIN                       | DPO_TXIP<br>DPO_TXIN                       |   | DPO_TXIP<br>DPO_TXIN                       | DPO_TX3P<br>DPO_TX3N |
|                              | TYPECO_SSRX2P/DPO_TX2P<br>TYPECO_SSRX2N/DPO_TX2N   | TYPECO_SSRX2P<br>TYPECO_SSRX2N             | DPO_TX2P<br>DPO_TX2N                   | DPO_TXOP<br>DPO_TXON   | DPO_TX2P<br>DPO_TX2N                       | TYPECO_SSRX2P<br>TYPECO_SSRX2N             | _  | DP0_TX2P<br>DP0_TX2N                                | DPO_TX2P<br>DPO_TX2N                       | DPO_TXOP<br>DPO_TXON |
|                              | TYPECO_SSTX2P/DPO_TX3P<br>TYPECO_SSTX2N/DPO_TX3N   | TYPECO_SSTX2P<br>TYPECO_SSTX2N             | DPO TX3P DPO TX1P<br>DPO TX3N DPO TX1N |                        | DPO_TX3P<br>DPO_TX3N                       | TYPECO SSTX2P<br>TYPECO SSTX2N             |  | DP0_TX3P<br>DP0_TX3N                                | DPO_TX3P<br>DPO_TX3N                       | DPO_TXIP<br>DPO_TXIN |
| USB20 OTG0<br>Device or Host | TYPECO_USB2O_OTG_DP<br>TYPECO_USB2O_OTG_DM   | TYPECO USB20 OTG DP<br>TYPECO USB20 OTG DM | TYPECO USB<br>TYPECO USB               | 20 OTG DP<br>20 OTG DM | TYPECO USB20 OTG DP<br>TYPECO USB20 OTG DM          | TYPECO USB20 OTG DP<br>TYPECO USB20 OTG DM | TYPECO USB20 OTG I   |
|                              |  |  |  | TION1<br>0 HOST        | OPTION2<br>USB30 HOST                      |  |  |   |  |                      |
| USB30 OTG2                   | PCIE20 2 TXP/SATA30 2<br>TXP/USB30 2 SSTXP<br>PCIE20 2 TXN/SATA30 2                      |  | USB30_<br>HeB30                        | 2_SSTXP<br>2_SSTXN     | USB30_2_SSTXP<br>USB30_2_SSTXN             |  |  |   |  |                      |
| Device of Host               | TXN/USB30_2_SSTXN<br>PCIE20 2 RXP/SATA30 2   |  |  |                        |  |  | !  |   |  |                      |
|                              | PCIE20 2 RXP/SATA30 2<br>RXP/USB30 2 SSRXP<br>PCIE20 2 RXN/SATA30 2<br>RXN/USB30 2 SSRXN |  | USB30_2_SSRXP<br>USB30_2_SSRXN         |                        | USB30 2 SSRXP<br>USB30 2 SSRXN             |  |  |   |  |                      |
| USB20 HOSTO                  | USB20_BOST0_DP<br>USB20_BOST0_DM   |  | USB20<br>USB20                         | HOSTO DP<br>HOSTO DM   |  |  | Note:                                      |   |  |                      |
| USB20 HOST1                  | USB20_BOST1_DP<br>USB20_BOST1_DM   |  |  |                        | USB20_HOST1_DP<br>USB20_HOST1_DM           |  | DP Lane swap o<br>0:Lane0/1/2/3            | nable<br>TxData mapping to L<br>TxData mapping to L | ane0/1/2/3 TXDP/N                          |                      |











Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: R0038881, Damo

File: 07.USS Controller Configure Yab

Line: 107.000 April 2011 | 1844 | 1941 |

Line: 107.000 April 2011 | 1844 | 1941 |

Line: 107.000 April 2011 | 1844 | 1941 |

Line: 107.000 April 2011 | 1844 | 1941 |


Line: 107.000 April 2011 | 1844 | 1941 |

Line: 107.000 April 2011 | 1844 | 1941 |

Line: 107.000 April 2011 | 1844 |

Line: 107.000 April 2011 |


Line: 10





Friday, January 07, 2022

Designed by: Joseph Reviewed by: <Checker> Sheet: 8 of 32


Rev: V10












# RK3588S (VCCIO2 Domain)



#### Note

Caps of between dashed green lines and U1000 should be placed under the U1000 package

-- → eMMC\_D0

---≪ ≫eMMC\_D2

→ WeMMC\_D6

WeMMC\_CMD

| Rockchip Electron     |  |
|-----------------------|--|
| Project: RK3588S_Demo |  |

| File:        | 13.RK3588S Flash/SD Controller |                   |                     |        |          |  |  |  |  |  |
|--------------|--------------------------------|-------------------|---------------------|--------|----------|--|--|--|--|--|
| Date:        | Wednesday                      | , January 12, 202 | Rev:                | V10    |          |  |  |  |  |  |
| Designed by: | Joseph                         | Reviewed by:      | <checker></checker> | Sheet: | 12 of 32 |  |  |  |  |  |



#### USB30/DP1.4 Alt Mode Configuration

| Option1 | DP x4Lane            | DP_TX_Lane0-3                                  |  |  |
|---------|----------------------|--|--|--|
| Option2 | TYPEC x4Lane         | SSTX 1P/1N SSTX 2P/2N<br>SSRX 1P/1N SSRX 2P/2N |  |  |
| Option3 | USB30X2Lane+DPX2Lane | USB30:SSTX 1P/1N SSRX 1P/1N<br>DP:Lane2 Lane3  |  |  |
| Option4 | USB30X2Lane+DPX2Lane | USB30:SSTX 2P/2N SSRX 2P/2N<br>DP:Lane0 Lane1  |  |  |

DP Lane Swap Off: Lane0/1/2/3 TXdata mapping to Lane0/1/2/3 TXDP/N Swap On: Lane0/1/2/3 TXdata mapping to Lane2/3/0/1 TXDP/N

#### For Typec TYPECO\_SSRX1P TYPECO\_SSRX1N DP:RBR/HBR/HBR2/HBR3 TYPECO\_SSRX1P/DPO\_TX01 TYPECO\_SSRX1N/DPO\_TX01 USB30 Differential Pair: DATE:90 Ohm +-10% DATE:100 Ohm +-10% >TYPECO SSTX1P TYPEC0\_SSTX1P/DP0\_TX1 TYPEC0\_SSTX1N/DP0\_TX1 STYPECO\_SSTX1N For USB30 TYPEC0\_SSRX2P/DP0\_TX2 TYPEC0\_SSRX2N/DP0\_TX2 TYPECO\_SSRX2P TYPECO\_SSRX2N TYPEC0\_SSTX2P/DP0\_TX31 TYPEC0\_SSTX2N/DP0\_TX31 STYPECO\_SSTX2N TYPECO DPO REX VDDA 0V85 SO POWER TYPECO\_DPO\_VDD\_0V85 TYPECO\_DPO\_VDDA\_0V85\_ TYPECO\_DPO\_VDDA\_0V85\_ Do not delete!!! \_100nF X5R 10V If TYPECO is not used: X5R 4V Signal:leave floating REXT:8.2K ohm 1% resistor must be connected externally Power: Must supply power C1403 C1404 100nF X5R 4V

TYPEC&DP MUX Differential Pair: DATE:95 Ohm +-10%

For DP

Joseph Reviewed by: <Checker>

Sheet:

STYPECO SBU2


TYPECO SBU1/DPO AUXI


USB 3.0 OTG of TYPEC0


/DP1.4 ALT

USB:U3/Gen1

### RK3588S (USB2.0)







| Option1 | Sensorl x4Lane | MIPI_CSI_RX_D0-3<br>MIPI_CSI_RX_CLK0 |
|---------|----------------|--------------------------------------|
| Option2 | Sensor1 x2Lane | MIPI_CSI_RX_D0-1<br>MIPI_CSI_RX_CLK0 |
|         | Sensor2 x2Lane | MIPI_CSI_RX_D2-3<br>MIPI_CSI_RX_CLK1 |


#### Note:


When in single clock lane mode, CLKOF/ON is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLKOF/ON is the clock lane of Data lane0 and Data lane1, while CLKIF/IN is the clock lane of Data lane2 and Data lane3.

#### Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package


# RK3588S (MIPI D/C PHY0) MIPI D/C-PHY DSI TX Port0 D-PHY:V2.0 4.5Gbps/Lane






Rockchip Confidential Rockchip Electronics Co., Ltd

Project: RK3588S\_Demo 16.RK3588S\_MIPI Interface Date: Monday, February 21, 2022 Rev: V10
Designed by: Joseph Reviewed by: <a href="#">Checker></a> Sheet 15 of 32



## RK3588S (PCIE20/SATA30/USB30)


# PCIE20 VE SATA PORT USB 3.0





### PCIe2.0 PHY


| Controller<br>Name | Data & Clk Lane Configure            |                            | Control GPIO   |  |  |  |
|--------------------|--------------------------------------|----------------------------|--|--|--|--|
|                    | CLK LANE                             | DATA LANE                  | Control GP10   |  |  |  |
| PCIE20X1_1<br>RC   | PCIE20_2_REFCLKP<br>PCIE20_2_REFCLKN | PCIE20_2_TX<br>PCIE20_2_RX | PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN |  |  |  |
| PCIE20X1_2<br>RC   | PCIE20_0_REFCLKP<br>PCIE20_0_REFCLKN | PCIE20_0_TX<br>PCIE20_0_RX | PCIE20X1 2 CLKREQ M* PCIE20X1_2 WAKEN N* PCIE20X1 2 PERSTN M* PCIE20X1_2 BUTTON_RSTN |  |  |  |


| Rockellip Collinaelitial      |                                 |              |                     |        |          |
|-------------------------------|---------------------------------|--------------|---------------------|--------|----------|
| Rockchip Electronics Co., Ltd |                                 |              |                     |        |          |
| Project:                      | RK3588S_Demo                    |              |                     |        |          |
| File:                         | 18.RK3588S PCIE2/SATA3/USB3 PHY |              |                     |        |          |
| Date:                         | Friday, January 07, 2022        |              | Rev:                | V10    |          |
| Designed by:                  | Joseph                          | Reviewed by: | <checker></checker> | Sheet: | 17 of 32 |


























#### PCIe WIFI6/BT Module-2T2R WIFI-6 VE BLUETOOTH MODÜLLERİ VE BAGLANTILAR 12S2 SCLK M1 BT 12S2 LRCK M1 BT 12S2 SDI M1 BT ->> UART9\_RTSN\_M2\_BT ->> 12S2\_SDO\_M1\_BT UART9\_CTSN\_M2\_BT PCIE20\_0\_REFCLKN ->> 32KOUT\_WIFI √⟨UART9\_RX\_M2\_BT SPCIE20 0 TXP PCIE20\_0\_TXN WIFI REG ON H ->> UART9\_TX\_M2\_BT WIFI REG ON H WIFI WAKE HOST H BT REG ON H BT WAKE HOST H PCIE20\_0\_RXN J9 MHF4-20701-001E ✓/ PCIE20x1 2 CLKREOn MO SHOST WAKE BT H (0) CPCIE20x1\_2\_WAKEn\_M0 ->> PCIE20x1\_2\_PERSTn\_M0 22pF CRY4\_3R20X2R50X0R80 22pF DNP C0201 COG 50V 10pF NOTE: Adjust the load capacitor DNP C0201 according to the crystal spec. 50 Ohm RF trace CPCIE20x1\_2\_CLKREQn\_M0 This standalone BT-ANT is CPCIE20x1\_2\_WAKEn\_M0 reserved for AP6275PR3. ->> PCIE20x1\_2\_PERSTn\_M0 Leave PIN48 float for AP6275P, WIFI\_REG\_ON\_H 1 2 of which BT-ANT is mux with WIFI. R6316 OR 5% R0201 BT HOST WAKE BT\_WAKE 2 100nF C0201 X5R 10V PCIE20 0 RXP 2 100nF C0201 X5R 10V PCIE20 0 RXN 2 100nF C0201 X5R 10V PCIE20 0 TXP PCIE TX N PCIE RX P PCIE RX N BT\_UART\_CTS N BT\_UART\_RTS N BT\_UART\_RXD BT\_UART\_TXD BT\_UART\_TXD 100nF C0201 X5R 10V PCIE20 0 TXN BT\_PCM\_SYNC BT\_PCM\_CLK GND10 PCIE\_PME\_L PCIE20\_WAKEn\_1V8 BT REG ON PCIE20x1\_2\_CLKREQn\_M0 1 2 PCIE20 CLKREQn 1V8 R6314 R6331 5% R0201 100nF X5R 22uF MD50\_WIFI-AP6275P L6300 2.2uH VCCIO WL VCC 1V8 S3 VBAT: (3.1-3.8V) /1.2A 1A\_DCR<=80mohm VDDIO: (1.68-1.98V)/300mA. 100nF X5R 10V C0201 4.7uF PCIE20 WAKEN 1V8 1A DCR<=80mohm R6338 OR 6.3V C0402 2 100pF C0201 X5R 50V PCIE20\_0\_REFCLKP 5% R0201 PCIE\_REFCLKN C6322 1 2 100pF C0201 X5R 50V PCIE20\_0\_REFCLKN 32KOUT WIFI PCIE20x1 2 PERSTn\_M0 R6334 1 2 0R 5% PCIE20 PERSTn\_1V8 32.768KHZ: C6323 +/-25ppm/30-70%/1.8V C6230 100nF BT REG ON C0201 R6336 **OR** 5% R0201 **Rockchip Confidential** Rockchip Electronics Co., Ltd Project: RK3588S\_Demo 63.WIFI/BT-PCIe\_2T2R(AP6275PR3) Monday, January 24, 2022 Rev: V10 Designed by: Joseph Reviewed by: <Checker> Sheet:

