Reference Schematic For RK3399

RK3399_BOX_REF_V1.3 20180821

Rockchip 瑞芯微电子 Fuzhou Rockchip Electronics					
Project:	RK3399_BOX_REF				
File:	00.Cover Page				
Date:	Tuesday, August 21, 2018	Rev:	V1.3		
Designed by:	Linus	Sheet:	1 of 45		

4 3

CONTENT INDEXING

Page01---00.Cover Page

Page02---01.Index

Page03---02.Revision History

Page04---03.Block Diagram

Page05---04.I2C Map

Page06---05.Power Domain Map

Page07---06.Power Diagram and Sequence

Page08---10.RK3399 Power

Page09---11.RK3399 PMU Controller

Page10---12.RK3399 DDR Controller

Page11---13.RK3399 FLASH/SDMMC Controller

Page12---14.RK3399 USB/USIC Controller

Page13---15.RK3399 SAR-ADC/Key

Page14---16.RK3399 DVP Interface

Page15---17.RK3399 Display Interface

Page16---18.RK3399 GPIO

Page17---19.RK3399 PCIE

Page18---20.Power-DC IN

Page19---21.Power-PMIC RK808-D

Page20---25.USB HOST Port

Page21---26.USB Type-C Port

Page22---27.USB Type-C Alt Mode(option)

Page23---28.USB2.0 HUB-GL85x(option)

Page24---29.USB3.0 HUB-GL3523-1(option)

Page25---30.USB3.0 HUB-GL3523-2(option)

Page26---32.RAM-DDR3 4x16bit(option)

Page27---36.RAM-LPDDR3(178P)

Page28---40.Memory-eMMC

Page29---60.WIFI-USB(option)

Page30---61.WIFI/BT-AP6xxx(option)

Page31---63.WIFI/BTMIMO-AP63xx

Page32---65.EMAC-DP83848N(option)

Page33---66.GMAC-RTL8211E

Page34---67.GMAC-ZX2AA500(option)

Page35---74.Microphone Array

Page36---80.HDMI Output

Page37---81.HDMI Input

Page38---82.SPDIF Output

Page39---83.PCle Slot-NGFF/M.2

Page40---84.PCle Slot-x4 (option)

Page41---85.DP Output


Page42---91.TF Card/UART

Page43---93.IR Receiver/LED Controller

Page44---95.HEATSINK/FAN(option)


Page45---96.eFUSE(option)

6 LAYERS PCB STACK (e.g. PCB=1.0mm)



1: If the Value or option of the component properties is DNP, indicating do not mounted





Revision History

Version	Date	Author	Change Note	Approved
V1.0	2017.01.12	Linus.Lin	First edition	
V1.1	2017.05.12	Linus.Lin	Please refer to the document of 《RK3399_BOX_REF_V11_20170512 Modify Notes》	
V1.2	2017.12.18	Linus.Lin	Please refer to the document of 《RK3399 (BOX) 硬件发布说明及文件列表_V12_20171218.xlsx》	
V1.3	2018.08.21	Linus.Lin	Please refer to the document of 《RK3399 (BOX) 硬件发布说明及文件列表_V13_20180821.xlsx》	

Rockchip Fuzhou Rockchip Electronics						
Project:	RK3399_BOX_REF					
File:	02.Revision H	02.Revision History				
Date:	Tuesday, August 21	, 2018	Rev:	V1.3		
Designed by:	Linus		Sheet:	3 of 45		

5 4 3 2

Block Diagram PMIC RK808 I2C **HDMI** Port I2C0 HDMI Reset **PMU GPIO USB 2.0 USB WIFI** HOST0 USB 2.0 **USB HUB** Box HOST1 DC IN 24M OSC 12V Crystal **UARTO** Bluetooth diagram 32bit x 2 DDR3L/LPDDR3 DDR CTL SDI00 1600MHz SDIO Wi-Fi SD 3.0 8Bits eMMC 5.1 eMMC HS400 Toslink SPDIF Giga-**RGMII** 4G LTE/ PCIe Ethernet PCIe Wi-Fi DisplayPort I2S0 MIC Array 8ch USB 3.0 USB Type-C0 Type-C0 **I2S1** HDMIIN I2S 2ch **USB 3.0** USB 3.0 Type-C1 SD/SDHC/ **SDMMC** SDXC SD 3.0 OTG0 2.0 **DEBUG Port** UART2 OTG1 2.0 **RK3399** Rackchip 瑞芯微电子 Fuzhou Rockchip Electronics Project: RK3399_BOX_REF File: 03.Block Diagram Tuesday, August 21, 2018 V1.3 Designed by: Sheet: 4 of 45

I2C MAP

Port	Pin name	Domain	Bus name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Note	Slave Bus Capability
					Rockchip RK808-D	0x1b	PMIC	100kHz,400KHz
I2C0	GPIO1_B7/SPI3_RXD/I2C0_SDA GPIO1_C0/SPI3_TXD/I2C0_SCL	PMUIO2	I2C_SDA_PMIC I2C_SCL_PMIC	VCC_1V8	Silergy SYR837PKC	0x40	DC-DC BUCK	100kHz,400KHz,3.4MHz
					Silergy SYR838PKC	0x41	DC-DC BUCK	100kHz,400KHz,3.4MHz
I2C1	GPIO4_A1/12C1_SDA GPIO4_A2/12C1_SCL	APIO5	I2C_SDA_VIDEO I2C_SCL_VIDEO	VCC_1V8	Toshiba TC358749XBG		HDMI Transmit	
I2C2	GPIO2_A0/VOP_D0/CIF_D0/I2C2_SDA GPIO2_A1/VOP_D1/CIF_D1/I2C2_SCL	APIO2	RESERVE					
I2C3	GPIO4_C0/I2C3_SDA/UART2B_RX GPIO4_C1/I2C3_SCL/UART2B_TX	APIO4	I2C_SDA_HDMI I2C_SCL_HDMI	VCC_3V0				
I2C4	GPIO1_B3/I2C4_SDA GPIO1_B4/I2C4_SCL	PMUIO2	I2C_SDA_TYPEC I2C_SCL_TYPEC	VCC_1V8	Fairchild FUSB302B ETEK ET302Y	0x44,0x46	USB-TypeC Mux	100kHz,400KHz,1MHz
I2C5	GPIO3_B2/MAC_RXER/I2C5_SDA GPIO3_B3/MAC_CLK/I2C5_SCL	APIO1	Other pin function					
12C6	GPIO2_B1/SPI2_RXD/CIF_HREF/I2C6_SDA GPIO2_B2/SPI2_TXD/CIF_CLKIN/I2C6_SCL	APIO2	RESERVE					
I2C7	GPIO2_A7/VOP_D7/CIF_D7/I2C7_SDA GPIO2_B0/VOP_CLK/CIF_VSYNC/I2C7_SCL	APIO2	RESERVE					

Ra	ckchip 瑞芯微电子	Fuzhou Rocko	chip El	ectronics	
Project:	RK3399_BOX_REF				
File:	04.I2C Map				
Date:	Tuesday, August 21	, 2018	Rev:	V1.3	
Designed by:	Linus		Sheet:	5 of 45	


5 4 3 2 1


Power Domain Map

Part Port	Domain	Pin name in datasheet	I/O type	Power supply	Power source
Part C	PMUIO1	pmuio1_gpio0ab	1.8V only	VCCA_1V8	RK808-D VLDO3
Part E	PMUIO2	pmu1830_gpio1abcd	1.8V(Default) 3.0V	VCC_1V8	RK808-D Buck4
Part I	APIO1	gmac_gpio3abc	3.3V only	VCC_1V8 VCC3V3_LAN	RK808-D Buck4
Part L	APIO2	bt656_gpio2ab	1.8V(Default) 3.0V	VCC_1V8	RK808-D VLDO3
Part G	APIO3	wifi/bt_gpio2cd	1.8V only	VCC_1V8	RK808-D Buck4
Part K	APIO4	gpio1830_gpio4cd	1.8V 3.0V(Default)	VCC_1V5 VCC_3V0	RK808-D VLD06 RK808-D VLD08
Part J	APIO5	audio_gpio3d_gpio4a	1.8V(Default) 3.0V	VCC_1V8	RK808-D Buck4
Part F	SDMMC0	sdmmc_gpio4b	1.8V 3.0V(Default)	VCCIO_SD	RK808-D VLD04


Rockchip					
Project:	RK3399_BOX_REF				
File:	05.Power Domain Map				
Date:	Tuesday, August 21, 2018	Rev:	V1.3		
Designed by:	Linus	Sheet:	6 of 45		


5 4 3 2













Note: All the Power filter capacitors should be placed close to the power pins of RK3399


Rockchip Fuzhou Rockchip Electronics						
Project:	RK3399_BOX_REF					
File:	11.RK3399 PI	11.RK3399 PMU Controller				
Date:	Tuesday, August 21	, 2018	Rev:	V1.3		
Designed by:	Linus		Sheet:	9 of 45		

5 4 3 2 1







RK3399 F








RK3399 D






Note:All the Power filter capacitors should be placed close to the power pins of RK3399

USB2.0 design rules:

- 1.Max intra-pair skew < 4ps; 2.Max trace length < 6inchs;
- 3.Max allowed via < 6;
- 4.Trace impedance 90ohm+/-10%;
- 5. The distance between other signals


follows the 3W rule;

RK3399 S



follows the 3W rule;


RK3399 T





DP design rules:


- 1.Max intra-pair skew < 4ps; 2.Max trace length < 6inchs;
- 3.Max allowed via < 4;
- 4.Trace impedance 90ohm+/-10%;
- 5. The distance between other signals
- follows the 3W rule;


















PCIE design rules:
1.Max intra-pair skew < 4ps;
2.Max inter-pair skew < 1.6ns;
3.Max trace length < 14inchs;
4.Max allowed via < 4;
5.Trace impedance 100ohm+/-10%;
6.The distance between other signals follows the 3W rule;





Note: All the Power filter capacitors should be placed close to the power pins of RK3399


Rockchip 瑞芯微电子 Fuzhou Rockchip Electronics					
Project:	RK3399_BOX_REF				
File:	19.RK3399 PCIE				
Date:	Tuesday, August 21, 2018	Rev:	V1.3		
Designed by:	Linus	Sheet:	17 of 45		


5 4 3 2
































Fuzhou Rockchip Electronics

Rev:

Sheet:

V1.3

29 of 45

