

# REF Schematic for RK3568

## Main Functions Introduction

- 1)PMIC: RK809-5+DiscretePower
- 2)RAM: DDR4 2x16Bit-----Default  
Option:LPDDR4/4x 1X32bit(200ball)  
Option:DDR3 4x16bit  
Option:DDR3 4x16bit+2x16bit ECC  
Option:DDR4 2x16bit+1x16bit ECC  
Option:LPDDR3 1x32bit(178ball)  
Option:DDR4 4x16bit
- 3)ROM: eMMC-----Default  
Option:Nand Flash  
Option:SPI Flash
- 4)Support:1 x Micro SD Card3.0
- 5)Support:1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 + 1 x SATA3.0 Port2 -----Default  
Option:1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 + 1 x 1Lane PCIe2.0(RC Mode)  
Option:1 x USB3.0 OTG0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x SATA3.0 Port2  
Option:1 x USB3.0 OTG0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x 1Lane PCIe2.0(RC Mode)  
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB3.0 HOST1 + 1 x SATA3.0 Port2  
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB3.0 HOST1 + 1 x 1Lane PCIe2.0(RC Mode)  
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x SATA3.0 Port2  
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x 1Lane PCIe2.0(RC Mode)
- 6)Support:1 x USB2.0 HOST2+ 1 x USB2.0 HOST3 -- -----Default
- 7)Support:4G module Via MiniPCIe2.0 Slot With PCIE2.0 and USB2.0 HOST3 function -----Option
- 8)Support:2 x 1Lane PCIe3.0 Connector (RC Mode) -----Default  
Option:1 x 2Lanes PCIe3.0 Connector (RC Mode)  
Option:1 x 2Lanes PCIe3.0 Connector (EP Mode)
- 9)Support:1 x HDMI2.0 TX
- 10)Support:1 x LCM MIPI DSI TX0 -----Default  
Option:1 x LCM MIPI DSI TX1  
Option:1 x LCM LVDS TX  
Option:1 x LCM Dual MIPI DSI TX  
Option:1 x LCM eDP TX
- 11)Support:1 x VGA OUT -----Default
- 12)Support:1 x 4Lanes Camera MIPI CSI RX -----Default  
Option:2 x 2Lanes Camera MIPI CSI RX  
Option:1 x HDMI1.4 RX(HDMI to MIPI CSI)
- 13)Support:a/b/g/n/ac 2X2 SDIO WIFI5+BT5.0+PCM -----Default  
Option:a/b/g/n/ac 1X1 SDIO WIFI+BT+PCM  
Option:a/b/g/n/ac/ax 2X2 PCIe WIFI6+BT5.0+PCM
- 14)Support:1 x 10/100/1000M Ethernet(RGMII1\_M1) -----Default  
Option:1 x 10/100/1000M Ethernet(RGMII0) or 1 x 10/100M Ethernet(RMII0)  
Option:1 x 10/100/1000M PCIe Ethernet Card or 2 x 10/100/1000 Ethernet(QSGMII) or 1 x 10/100/1000 Ethernet(SGMII)
- 15)Support:1 x Headphone output -----Default
- 16)Support:1 x ECM MIC + 1 x Speaker out -----Default  
Option:4 x MEMS MIC + 1 x Speaker out + Loopback or 2 x MEMS MIC + 1 x Speaker out + Loopback  
Option:4 x MEMS MIC + 2 x Speaker out + Loopback
- 17)Support:1 x IR Receiver -----Default
- 18)Support:Array Key (MENU,VOL+,VOL-,ESC),Reset,Power on/off Key
- 19)Support:3 x UART + 1 x RS485 + 1 x CAN FD (Option)
- 20)Support:Debug UART and ARM JTAG

# Table of Content

Page 1	00.Cover Page	Default
Page 2	01.Index and Notes	Default
Page 3	02.Revision History	Default
Page 4	03.Block Diagram	Default
Page 5	04.Power Diagram	Default
Page 6	05.Power Sequence	Default
Page 7	06.IO Power Domain Map	Default
Page 8	07.UART Map/GMAC0/1 Path Map	Default
Page 9	08.I2C Bus Map	Default
Page 10	09.PCIE30/MULTI_PHY/VOP Fun Map	Default
Page 11	10.RK3568_Power/GND	Default
Page 12	11.RK3568_DDR PHY	Default
Page 13	12.RK3568_OSC/PLL/PMUIO	Default
Page 14	13.RK3568_Flash/SD Controller	Default
Page 15	14.RK3568_USB/PCIE/SATA PHY	Default
Page 16	15.RK3568_SARADC/GPIO	Default
Page 17	16.RK3568_VI Interface	Default
Page 18	17.RK3568_VO Interface_1	Default
Page 19	18.RK3568_VO Interface_2	Default
Page 20	19.RK3568_Audio Interface	Default
Page 21	20.Power_DC IN	Default
Page 22	21.Power_PMIC	Default
Page 23	22.Power_Ext Discrete/RTC IC	Default
Page 24	23.Power_Flash Power Manage	Default
Page 25	25.USB2/USB3 Port	Default
Page 26	31.DRAM-DDR3_4X16Bit_96P	Option
Page 27	32.DRAM-DDR3_4X16+ECC_2X16_96P	Option
Page 28	33.DRAM-DDR4_2x16bit_96P	Default
Page 29	34.DRAM-DDR4_4x16Bit_96P	Option
Page 30	35.DRAM-DDR4_96P_2X16+ECC_1X16	Option
Page 31	36.DRAM-LPDDR3_1X32bit_178P	Option
Page 32	38.DRAM-LPDDR4X_1X32bit_200P	Option
Page 33	40.Flash-eMMC Flash	Default
Page 34	41.Flash-Nand Flash	Option
Page 35	42.Flash-MicroSD Card	Default
Page 36	43.Flash-SPI Flash	Option
Page 37	45.VI-Camera_Power	Default
Page 38	47.VI-Camera_MIPI_CSI_1x 4Lanes	Default
Page 39	48.VI-Camera_MIPI_CSI_2x 2Lanes	Option
Page 40	49.VI-HDMI1.4 RX(To MIPICSI RX)	Option
Page 41	50.VO-HDMI2.0 TX	Default
Page 42	52.VO-LCM_MIPI_DSI_TX0/TX1	Default
Page 43	53.VO-LCM_Dual MIPI_DSI TX	Option
Page 44	54.VO-LCM_LVDS TX	Option
Page 45	56.VO-LCM_eDP TX	Option
Page 46	58.TP Connector_COF	Default
Page 47	59.VO-VGA Output(eDP To VGA)	Default
Page 48	60.WIFI/BT-SDMMC1_1T1R + UART	Option
Page 49	62.WIFI/BT-SDMMC1_2T2R + UART	Default
Page 50	64.WIFI6/BT-PCIE_2T2R + UART	Option
Page 51	65.Ethernet-FEPHY_RMII0	Option
Page 52	67.Ethernet-GEPHY_RGMII0	Option
Page 53	68.Ethernet-GEPHY_RGMII1_M1	Default

Page 54	69.Ethernet-PCIE Ethernet	Option
Page 55	70.Audio-Headphone Port	Default
Page 56	71.Audio-SingleMic+RK809_SPK	Default
Page 57	72.Audio-MicArray+RK809_SPK	Option
Page 58	74.Audio-MicArray+EXT_Dual_SPK	Option
Page 59	82.SATA-SATA3.0 Slot_7P	Default
Page 60	83.PCIE-PCIE2.0_1x1Lane_RC_36P	Option
Page 61	84.PCIE-PCIE3.0_1x2Lanes_RC_64P	Option
Page 62	85.PCIE-PCIE3.0_2x1Lane_RC_32P	Default
Page 63	86.PCIE-PCIE3.0_1x2Lanes_EP_64P	Option
Page 64	87.MiniPCIE2.0 Slot_With 4G Fun	Option
Page 65	88.Ethernet-GEPHY_SGMII	Option
Page 66	89.Ethernet-GEPHY_QSGMII	Option
Page 67	90.IR Receiver	Default
Page 68	91.Debug UART	Default
Page 69	92.KEY Array/SARADC	Default
Page 70	93.LED/HW_ID/BOM_ID	Default
Page 71	95.UART/RS485/CAN Port	Default
Page 72	99.Mark/Hole/Heatsink	Default
Page 73		
Page 74		
Page 75		
Page 76		

Description

Note

Option

## Generate Bill of Materials

### Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

### Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

## Notes

#### NOTE 1:

##### Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

#### NOTE 2:


Please use our recommended components to avoid too many changes.  
For more informations about the second source,please refer to our AVL.




Rockchip Electronics Co., Ltd

Project:	RK3568_AIoT_REF_SCH		
File:	01.Index and Notes		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangz	Reviewed by:	Default
		Sheet:	2 of 72


**Rockchip Confidential**

		Rockchip Electronics Co., Ltd	
瑞芯微电子			
Project:	RK3568_AIoT_REF_SCH		
File:	02.Revision History		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default: Sheet: 3 of 72


RK3568 Ref Block Diagram(Default configuration)



## Default Power Diagram



Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	DVFS	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	1.2V (DD84)	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0V	OFF	DVFS	TBD	TBD
VCC3V3_SYS	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	0V	OFF	0.9V	TBD	TBD
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	0V	OFF	3.3V	TBD	TBD
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	3.3V or 1.8V (DD1 and DD4, DD4, DD5)	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	0V	OFF	1.8V	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	3.3V	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	3.3V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	DVFS	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	2.5V	TBD	TBD

# IO Power Domain Map

If IO domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

IO Domain	Pin Num	Support IO Voltage		Notes	Default IO Domain Voltage		
		3.3V	1.8V		Supply Power Net Name	Power Source	Voltage
PMUIO0 (PMUPLL_AVDD_1V8)	Pin Y21	✗	✓	PMUIO0 are fixed 1.8V level mode, which cannot be configured.	VCCA1V8_PMU	VCCA1V8_PMU	1.8V
PMUIO1	Pin Y20	✓	✗	PMUIO1 are fixed 3.3V level mode, which cannot be configured.	VCC3V3_PMU	VCC3V3_PMU	3.3V
PMUIO2	Pin W19	✓	✓	PMUIO2 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC3V3_PMU	VCC3V3_PMU	3.3V
VCCIO1	Pin H17	✓	✓	VCCIO1 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO_ACODEC	VCCIO_ACODEC	3.3V
VCCIO2	Pin H18	✓	✓	VCCIO2 supports 1.8V or 3.3V level mode Default is configured by hardware, namely PIN "FLASH_VOL_SEL" state determines which mode to work in.[1][2]	VCCIO_FLASH	VCC_1V8	1.8V
VCCIO3	Pin L22	✓	✓	VCCIO3 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2][3]	VCCIO_SD	VCCIO_SD	3.3V
VCCIO4	Pin J21	✓	✓	VCCIO4 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO4	VCC_1V8	1.8V
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO6	VCC_1V8	1.8V
VCCIO7	Pin V12	✓	✓	VCCIO7 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V

For example, the VCCIO4 hardware has been modified to 3.3V power supply, and the corresponding DTS must be modified to 3.3V configuration, otherwise the IO of VCCIO4 will be damaged.

If a board needs to be compatible with two voltage choices, recommended to enable BOM ID


## Notes

- [1]:When VCCIO2 voltage is connected to 1.8V, FLASH\_VOL\_SEL must be high  
When VCCIO2 voltage is connected to 3.3V, FLASH\_VOL\_SEL must be low  
If VCCIO2 power supply voltage and FLASH\_VOL\_SEL fails to meet the above relationship, its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.
- [2]:When the IO domain power supply voltage is 1.8V, the IO domain voltage configuration in DTS must be set to 1.8V mode.  
If it is misconfigured to 3.3V mode, the IO function of this power domain will be abnormally;  
When the IO domain power supply voltage is 3.3V, the IO domain voltage configuration in DTS must be set to 3.3V mode.  
If it is misconfigured to 1.8V mode, the IO in this power domain will be in overvoltage state, and the IO will be damaged after long-term operation.
- [3]:When VCCIO3 IO domain is assigned as SD card function,:  
If SD3.0 mode is to be supported, VCCIO3 power supply voltage must be support configurable, 3.3V in SD2.0 mode and 1.8V in SD3.0 mode.  
If only SD2.0 mode is supported (SD3.0 card only works in SD2.0 mode), VCCIO3 only needs fixed power supply of 3.3V.  
When VCCIO3 IO domain is assigned as other function,:  
Such as uart5 and uart6, then note [2] should be followed





Default UART Map

RK3568



GMAC0/1 Path Map

Rockchip Confidential



It is suitable for other interfaces




# Default I2C Map

## Note:

M0 M1 M2 indicates that the same function is multiplexed to different IO. When selecting, only M0 or M1 or M2 can be selected  
eg:  
Not supported I2C1\_SCL\_M0 and I2C1\_SDA\_M1 combination

## RK3568







Rockchip Confidential

Project: RK3568_AIoT_REF_SCH		Rockchip Electronics Co., Ltd	
File: 08.I2C Bus Map			
Date: Wednesday, June 16, 2021	Rev: V1.1		
Designed by: Zhangbz	Reviewed by: Default	Sheet: 9	of 72



# RK3568\_ABCDE (Power&Gnd)



Rockchip Confidential


Rockchip Electronics Co., Ltd			
瑞芯微电子			
Project:	RK3568_AIoT_REF_SCH		
File:	10.RK3568_Power/GND		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	11 of 72		



## RK3568 G (OSC/PLL/PMUIO1/2)

**Note:**

Adjusted the load capacitance  
according to the crystal specification.



**Note:**

**If PMUIO2 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!**

**If the PMUIO2 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of PMUIO2 will be abnormally.**

**The PMUIO2 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of PMUIO2 will be damaged!**

If a board needs to be compatible with two voltage choices, recommended to enable BOM ID

**Note:**

Caps of between dashed green lines and U1000  
should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

### Default

GPI00\_C5 >> LCD1 PWREN H GPI00\_C5

```
GPIO0_C5 >> OSGMII_PWREN_H GPIO0_C5
```


Option

## RK3568\_I (VCCIO2 Domain)

U1000I

### VCCIO2 Domain


Operating Voltage=1.8V/3.3V



Default is determined by Pin  
FLASH VOL\_SEL/GPIO0 A7 u:  
L:VCCIO2 must supply 3.3V  
H:VCCIO2 must supply 1.8V

RK3568  
BGA636\_19R00X19R00X1R20


VCCIO2



### Note:

"FLASH\_VOL\_SEL" status and  
VCCIO\_FLASH power supply voltage must match  
otherwise the IO function of VCCIO2 will be abnormally  
or  
the IO of VCCIO2 will be damaged!

When VCCIO2 voltage is connected to 1.8V, FLASH\_VOL\_SEL must be high  
When VCCIO2 voltage is connected to 3.3V, FLASH\_VOL\_SEL must be low  
If VCCIO2 power supply voltage and FLASH\_VOL\_SEL fails to meet the above relationship,  
its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.




### Note:

For eMMC or Nand Flash:  
If eMMC D0/FLASH D0=0V at after power on and reset,  
then system will enter into Maskrom mode.

### Layout note:

Test point must be placed on the line, and no branch can be added



### Note:

For SPI Flash:  
If FSPI\_CLK=0V at after power on and reset,  
then system will enter into Maskrom mode.

### Note:

Reserve TestPoint for put the system into Maskrom mode to update the firmware  
When writing mismatched firmware or other conditions result in boot failure,  
use this test point


Except in this case, please use Recovery Key  
Put the system into loader mode to update the firmware

## RK3568\_J (VCCIO3 Domain)

U1000J


### VCCIO3 Domain

Operating Voltage=1.8V/3.3V



RK3568  
BGA636\_19R00X19R00X1R20


VCCIO3




### Note:

Caps of between dashed green lines and U1000  
should be placed under the U1000 package

## Default SDMMC0 & JTAG



## UART & CAN & JTAG



Option

### Note:

If VCCIO3 domain power voltage is adjusted,  
the software DTS configuration must be  
updated synchronously,  
otherwise the IO may be damaged!


If the VCCIO3 hardware has been modified to  
1.8V power supply, and the corresponding  
DTS must be modified to 1.8V configuration,  
otherwise the IO function of VCCIO3  
will be abnormally.

The VCCIO3 hardware has been modified to  
3.3V power supply, if the software DTS  
configuration is still 1.8V configuration,  
the IO of VCCIO3 will be damaged!


If a board needs to be compatible  
with two voltage choices,  
recommended to enable BOM\_ID




# RK3568\_U (USB3.0/SATA/QSGMII/PCIE2.0 x1)



# RK3568\_V (USB2.0 HOST)



# RK3568\_W (PCIE3.0 x2)





# RK3568\_K (VCCIO4 Domain)

U1000K

## VCCIO4 Domain

Operating Voltage=1.8V/3.3V

SDMMC1_D0	/ GMAC0_RXD2	/ UART6_RX_M0	/ GPIO2_A3_u	E27	GPIO2_A3
SDMMC1_D1	/ GMAC0_RXD3	/ UART6_TX_M0	/ GPIO2_A4_u	E28	GPIO2_A4
SDMMC1_D2	/ GMAC0_RXCLK	/ UART7_RX_M0	/ GPIO2_A5_u	E28	GPIO2_A5
SDMMC1_D3	/ GMAC0_TXD0	/ UART7_TX_M0	/ GPIO2_A6_u	E27	GPIO2_A6
SDMMC1_CMD	/ GMAC0_TXD3	/ UART9_RX_M0	/ GPIO2_A7_u	C28	GPIO2_A7
SDMMC1_CLK	/ GMAC0_TXCLK	/ UART9_TX_M0	/ GPIO2_B0_d	D27	GPIO2_B0
SDMMC1_PWREN	/ I2C4_SDA_M1	/ UART8_RTSn_M0	/ CAN2_RX_M1	D26	GPIO2_B1
SDMMC1_SEB	/ I2C4_SCL_M1	/ UART8_CTSn_M0	/ CAN2_TX_M1	E25	GPIO2_B2
GMAC0_TXD0	/ UART1_RX_M0	/ SPI1_MISO_M0	/ GPIO2_B3_u	F28	GPIO2_B3
GMAC0_TXD1	/ UART1_TX_M0	/ SPI1_MOSI_M0	/ GPIO2_B4_u	G27	GPIO2_B4
GMAC0_TXEN	/ UART1_RTSn_M0	/ SPI1_CS1_M0	/ GPIO2_B5_u	G28	GPIO2_B5
GMAC0_TXD0	/ UART1_CTSn_M0	/ SPI1_MISO_M0	/ GPIO2_B6_u	F27	GPIO2_B6
I2S2_SCLK_RX_M0	/ GMAC0_RXD1	/ UART6_RTSn_M0	/ SPI1_MOSI_M0	H25	GPIO2_B7
I2S2_LRCK_RX_M0	/ GMAC0_RXD0	/ UART6_CTSn_M0	/ SPI1_CS1_M0	F24	GPIO2_C0
I2S2_MCLK_RX_M0	/ GMAC0_TXD0	/ UART6_TX_M0	/ SPI1_MISO_M0	G23	GPIO2_C1
I2S2_SCLK_TX_M0	/ GMAC0_TXD1	/ UART6_TX_M0	/ SPI1_MOSI_M0	F25	GPIO2_C2
I2S2_LRCK_TX_M0	/ GMAC0_TXD2	/ UART6_TX_M0	/ SPI1_MISO_M0	H23	GPIO2_C3
I2S2_MCLK_TX_M0	/ GMAC0_TXD3	/ UART6_TX_M0	/ SPI1_MOSI_M0	F26	GPIO2_C4
CLK32K_OUT1	/ UART8_RX_M0	/ SPI1_CS1_M0	/ GPIO2_C6_d	E26	GPIO2_C6


RK3568

BGA636\_19R00X19R00X1R20

**Note:** If VCCIO4 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!  
If the VCCIO4 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO4 will be abnormally.  
The VCCIO4 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO4 will be damaged!


## Default WIFI+BT+PCM

GPIO2_A3	>>> SDMMC1_D0
GPIO2_A4	>>> SDMMC1_D1
GPIO2_A5	>>> SDMMC1_D2
GPIO2_A6	>>> SDMMC1_D3
GPIO2_A7	>>> SDMMC1_CMD
GPIO2_B0	>>> SDMMC1_CLK
GPIO2_B1	>>> WIFI_REG_ON_H_GPIO2_B1
GPIO2_B2	>>> WIFI_WAKE_HOST_H_GPIO2_B2
GPIO2_B3	>>> UART1_RX_M0
GPIO2_B4	>>> UART1_TX_M0
GPIO2_B5	>>> UART1_RTSn_M0
GPIO2_B6	>>> UART1_CTSn_M0
GPIO2_B7	>>> BT_REG_ON_H_GPIO2_B7
GPIO2_C0	>>> BT_WAKE_HOST_H_GPIO2_C0
GPIO2_C1	>>> HOST_WAKE_BT_H_GPIO2_C1
GPIO2_C2	>>> SOC_PCM_CLK
GPIO2_C3	>>> SOC_PCM_SYNC
GPIO2_C4	>>> SOC_PCM_OUT
GPIO2_C5	>>> SOC_PCM_IN
GPIO2_C6	>>> CLK32K_OUT1_WIFI



Option

## RGMII IO



**Note:** If Ethernet PHY uses other models, please note whether the default pull-up and pull-down of GPIO affect Ethernet PHY function

At present, TXEN will be affected if it defaults to high level need to add a 4.7K resistance to ground

**Note:** According to the actual choice of mounted Cannot be mounted at the same time Default:1.8V Select the voltage according to the application

RTL8201F/YT8512C only support 3.3V IO VCCIO4 must be changed to 3.3V power supply

# RK3568\_N (VCCIO7 Domain)

U1000N

## VCCIO7 Domain


Operating Voltage=1.8V/3.3V

PWM14_M1	/ SPI3_CLK_M1	/ CAN1_RX_M1	/ PCIE30X2_CLKREQ_M2	/ I2S3_MCLK_M1	/ GPIO4_C2_d
PWM15_TX_M1	/ SPI3_MOSI_M1	/ CAN1_TX_M1	/ PCIE30X2_WAKEN_M2	/ I2S3_SCLK_M1	/ GPIO4_C3_d
BDP_WPDEN_M0	/ SPI0_TX_M2	/ SATA2_ACT_LED	/ PCIE30X2_FERSTEN_M2	/ I2S3_LRCK_M1	/ GPIO4_C4_d
PWM14_M1	/ SPI1_MISO_M1	/ SATA2_ACT_LED	/ UART9_TX_M1	/ I2S3_MCLK_M1	/ GPIO4_C5_d
PWM15_TX_M1	/ SPI1_CS1_M1	/ SATA2_ACT_LED	/ UART9_TX_M1	/ I2S3_SCLK_M1	/ GPIO4_C6_d
HDMITX_SCL	/ I2C5_SCL_M1	/ GPIO4_C7_u			
HDMITX_SDA	/ I2C5_SDA_M1	/ GPIO4_D0_u			
HDMITX_CEC_M0	/ SPI1_CS1_M1	/ GPIO4_D1_u			
GPIO4_D2_d					

RK3568

BGA636\_19R00X19R00X1R20

**Note:** When use HDMI, HDMITX\_SCL/SDA cannot be shared with other devices



**Note:** If VCCIO7 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO7 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO7 will be abnormally.

The VCCIO7 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO7 will be damaged!

## Default

GPIO4_C5	>>> UART9_TX_M1
GPIO4_C6	>>> UART9_RX_M1
GPIO4_C5	>>> SATA1_ACT_LED
GPIO4_C6	>>> SATA0_ACT_LED


Option

# RK3568\_O (SARADC/OTP)

U1000O

## SARADC


Recovery/ SARADC_VIN0	KEY/RECOVERY	C1501	1	2	1nF	X5R 50V
SARADC_VIN1	HW ID	C1502	1	2	1nF	X5R 50V
SARADC_VIN2	HP HOOK	C1503	1	2	1nF	X5R 50V
SARADC_VIN3	BOM ID	C1504	1	2	1nF	X5R 50V
SARADC_VIN4		C1505	1	2	1nF	X5R 50V
SARADC_VIN5		C1506	1	2	1nF	X5R 50V
SARADC_VIN6		C1507	1	2	1nF	X5R 50V
SARADC_VIN7		C1508	1	2	1nF	X5R 50V



RK3568

BGA636\_19R00X19R00X1R20

**Note:** Must be mounted



**Note:** If there is no Key requirement, two test points must be reserved to facilitate firmware update

It is suggested to reserve a Key to facilitate the development debug


If SARADC\_VIN0=0V at after power on and reset, then system will enter into loader mode.

>>> SARADC_VIN0_KEY/RECOVERY
>>> SARADC_VIN1_HW_ID
>>> SARADC_VIN2_HP_HOOK
>>> SARADC_VIN3_BOM_ID
>>> SARADC_VIN4
>>> SARADC_VIN5
>>> SARADC_VIN6
>>> SARADC_VIN7

**Note:** Caps of between dashed green lines and U1000 should be placed under the U1000 package


Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	15.RK3568_SARADC/GPIO		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	16	of 72	

RK3568\_P(MIPI\_CSI\_RX)



Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

RK3568\_M(VCCIO6 Domain)



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

**Note:**  
If VCCIO6 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!  
  
If the VCCIO6 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO6 will be abnormally.  
  
The VCCIO6 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO6 will be damaged!

**Note:**  
Camera MCLK can select the following clock:  
1:CAM\_CLKOUT0  
2:CAM\_CLKOUT1  
3:CIF\_CLKOUT  
4:REFCLK\_OUT(24MHz)


Attention to the voltage matching

Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

Support BT601 YCbCr 422 8bit input  
Support BT656 YCbCr 422 8bit input  
Support RAW 8/10/12bit input  
Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling  
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input  
  
BT1120 16bit Mode:  
Default: D0-D7 <--> Y0-Y7, D8-D15 <--> C0-C7  
Swap ON: D0-D7 <--> C0-C7, D8-D15 <--> Y0-Y7


GMAC	Direction	GEPHY	GMAC	Direction	FEPHY
GMACx_TXD0	----->	PHYx_TXD0	GMACx_TXD0	----->	PHYx_TXD0
GMACx_TXD1	----->	PHYx_TXD1	GMACx_TXD1	----->	PHYx_TXD1
GMACx_TXD2	----->	PHYx_TXD2			
GMACx_TXD3	----->	PHYx_TXD3			
GMACx_TXEN	----->	PHYx_TXEN	GMACx_TXEN	----->	PHYx_TXEN
GMACx_TXCLK	----->	PHYx_TXCLK			
GMACx_RXD0	<-----	PHYx_RXD0	GMACx_RXD0	<-----	PHYx_RXD0
GMACx_RXD1	<-----	PHYx_RXD1	GMACx_RXD1	<-----	PHYx_RXD1
GMACx_RXD2	<-----	PHYx_RXD2			
GMACx_RXD3	<-----	PHYx_RXD3			
GMACx_RXDV	<-----	PHYx_RXDV	GMACx_RXDV	<-----	PHYx_CRS_DV
GMACx_RXCLK	<-----	PHYx_RXCLK			
GMACx_RXER	<-----		GMACx_RXER	<-----	PHYx_RXER
GMACx_MDC	----->	PHYx_MDC	GMACx_MDC	----->	PHYx_MDC
GMACx_MDIO	<----->	PHYx_MDIO	GMACx_MDIO	<----->	PHYx_MDIO
ETHx_REFCLK0_25M	<----->	PHYx_OSC	ETHx_REFCLK0_25M	<----->	PHYx_OSC
GMACx_MCLKINOUT	<----->	PHYx_CLKOUT1123(option)	GMACx_MCLKINOUT	<----->	PHYx_TKC
GPIO	----->	PHYx_RSTn	GPIO	----->	PHYx_RSTn
GPIO	<-----	PHYx_INT/PMB	GPIO	<-----	PHYx_INT/PMB

# RK3568\_R(MIPI\_DSI\_TX0/LVDS\_TX0)




RK3568  
BGA636\_19R00X19R00X1R20

# RK3568\_S(MIPI\_DSI\_TX1)



RK3568  
BGA636\_19R00X19R00X1R20

# RK3568\_T(eDP\_TX)




RK3568  
BGA636\_19R00X19R00X1R20

**Note:**  
 Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
 Other caps should be placed close to the U1000 package

**Rockchip Confidential**

# RK3568\_Q(HDMI2.0\_TX)



RK3568  
BGA636\_19R00X19R00X1R20

<b>Rockchip</b> 瑞芯微电子			
Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	17.RK3568_VO Interface_1		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	18	of 72	

# RK3568\_L (VCCIO5 Domain)

U1000L

## VCCIO5 Domain


Operating Voltage=1.8V/3.3V

LCDC D0	/ VOP BT656 D0 M0	/ SPI0 MISO M1	/ PCIE20 CLKREQn M1	/ I2S1 MCLK M2	/ GPIO2 D0 d
LCDC D1	/ VOP BT656 D1 M0	/ SPI0 MOSI M1	/ PCIE20 WAKEn M1	/ I2S1 SCLK TX M2	/ GPIO2 D1 d
LCDC D2	/ VOP BT656 D2 M0	/ SPI0 CS0 M1	/ PCIE30X1 CLKREQn M1	/ I2S1 LRCK TX M2	/ GPIO2 D2 d
LCDC D3	/ VOP BT656 D3 M0	/ SPI0 CLK M1	/ PCIE30X1 WAKEn M1	/ I2S1 SDIO M2	/ GPIO2 D3 d
LCDC D4	/ VOP BT656 D4 M0	/ SPI2 CS1 M1	/ PCIE30X2 CLKREQn M1	/ I2S1 SDI1 M2	/ GPIO2 D4 d
LCDC D5	/ VOP BT656 D5 M0	/ SPI2 CS0 M1	/ PCIE30X2 WAKEn M1	/ I2S1 SDI2 M2	/ GPIO2 D5 d
LCDC D6	/ VOP BT656 D6 M0	/ SPI2 MOSI M1	/ PCIE30X2 PERSTn M1	/ I2S1 SDI3 M2	/ GPIO2 D6 d
LCDC D7	/ VOP BT656 D7 M0	/ SPI2 MISO M1	/ UART8 TX M1	/ I2S1 SDO0 M2	/ GPIO2 D7 d
LCDC CLK	/ VOP BT656 CLK M0	/ SPI2 CLK M1	/ UART8 RX M1	/ I2S1 SDO1 M2	/ GPIO3 A0 d
LCDC D8	/ VOP BT1120 D0	/ SPI1 CS0 M1	/ PCIE30X1 PERSTn M1	/ SDMMC2 D0 M1	/ GPIO3 A1 d
LCDC D9	/ VOP BT1120 D1	/ GMAC1 TXD2 M0	/ I2S3 MCLK M0	/ SDMMC2 D1 M1	/ GPIO3 A2 d
LCDC D10	/ VOP BT1120 D2	/ GMAC1 TXD3 M0	/ I2S3 SCLK M0	/ SDMMC2 D2 M1	/ GPIO3 A3 d
LCDC D11	/ VOP BT1120 D3	/ GMAC1 RXD2 M0	/ I2S3 LRCK M0	/ SDMMC2 D3 M1	/ GPIO3 A4 d
LCDC D12	/ VOP BT1120 D4	/ GMAC1 RXD3 M0	/ I2S3 SDO M0	/ SDMMC2 CMD M1	/ GPIO3 A5 d
LCDC D13	/ VOP BT1120 CLK	/ GMAC1 TXCLK M0	/ I2S3 SDI M0	/ SDMMC2 CLK M1	/ GPIO3 A6 d
LCDC D14	/ VOP BT1120 D5	/ GMAC1 RXCLK M0	/ SDMMC2 DET M1	/ GPIO3 A7 d	
LCDC D15	/ VOP BT1120 D6	/ ETH1 REFCLK0 25M M0	/ SDMMC2 PWREN M1	/ GPIO3 B0 d	
LCDC D16	/ VOP BT1120 D7	/ GMAC1 RXD0 M0	/ UART4 RX M1	/ PWM8 M0	/ GPIO3 B1 d
LCDC D17	/ VOP BT1120 D8	/ GMAC1 RXD1 M0	/ UART4 TX M1	/ PWM9 M0	/ GPIO3 B2 d
LCDC D18	/ VOP BT1120 D9	/ GMAC1 RXDV CRS M0	/ I2C5 SCL M0	/ PDM SDIO M2	/ GPIO3 B3 d
LCDC D19	/ VOP BT1120 D10	/ GMAC1 RXER M0	/ I2C5 SDA M0	/ PDM SDI1 M2	/ GPIO3 B4 d
LCDC D20	/ VOP BT1120 D11	/ GMAC1 TXD0 M0	/ I2C3 SCL M1	/ PWM10 M0	/ GPIO3 B5 d
LCDC D21	/ VOP BT1120 D12	/ GMAC1 TXD1 M0	/ I2C3 SDA M1	/ PWM11 IR M0	/ GPIO3 B6 d
LCDC D22	/ PWM12 M0	/ GMAC1 TXEN M0	/ UART3 TX M1	/ PDM SDI2 M2	/ GPIO3 B7 d
LCDC D23	/ PWM13 M0	/ GMAC1 MCLKINOUT M0	/ UART3 RX M1	/ PDM SDI3 M2	/ GPIO3 C0 d
LCDC HSYNC	/ VOP BT1120 D13	/ SPI1 MOSI M1	/ PCIE20 PERSTn M1	/ I2S1 SDO2 M2	/ GPIO3 C1 d
LCDC VSYNC	/ VOP BT1120 D14	/ SPI1 MISO M1	/ UART5 TX M1	/ I2S1 SDO3 M2	/ GPIO3 C2 d
LCDC DEN	/ VOP BT1120 D15	/ SPI1 CLK M1	/ UART5 RX M1	/ I2S1 SCLK RX M2	/ GPIO3 C3 d
PWM14 M0	/ VOP PWM M1	/ GMAC1 MDC M0	/ UART7 TX M1	/ PDM CLK1 M2	/ GPIO3 C4 d
PWM15 IR M0	/ SPDIF TX M1	/ GMAC1 MDIO M0	/ UART7 RX M1	/ I2S1 LRCK RX M2	/ GPIO3 C5 d

VCCIO5\_1  
VCCIO5\_2

RK3568  
BGA636\_19R00X19R00X1R20

If a board needs to be compatible  
with two voltage choices,  
recommended to enable BOM\_ID





### Note:

If VCCIO5 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO5 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO5 will be abnormally.

The VCCIO5 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO5 will be damaged!



Default  
PCIe slot

GPIO3 B6 << PCIE20\_PRSTn\_L\_GPIO3\_B6

PCIe Ethernet

GPIO3 B6 << PCIE\_ETH\_ISOLATE\_L\_GPIO3\_B6

QSGMII/SGMII

GPIO3 C4 << GMAC1\_MDC\_M0  
GPIO3 C5 << GMAC1\_MDIO\_M0

Default  
UART7

GPIO3 C4 << UART7\_TX\_M1  
GPIO3 C5 << UART7\_RX\_M1

### Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Default

GPIO3 B7 << UART3\_TX\_M1  
GPIO3 C0 << UART3\_RX\_M1

Option

GPIO3 B7 << GMAC0\_RSTn\_GPIO3\_B7  
GPIO3 C0 << GMAC0\_INT/PMEB\_GPIO3\_C0

Rockchip  
瑞芯微电子

Rockchip Electronics Co., Ltd

Project: RK3568\_AIoT\_REF\_SCH

File: 18.RK3568\_VO Interface\_2

Date: Wednesday, June 16, 2021

Rev: V1.1

Designed by: Zhangdz

Reviewed by: Default

Sheet: 19 of 72

Rockchip Confidential

# RK3568\_H (VCCIO1 Domain)

U1000H

## VCCIO1 Domain


Operating Voltage=1.8V/3.3V

I2C3 SDA M0	/ UART3 RX M0	/ CAN1 RX M0	/ AUDIOPWM LOUT P	/ ACODEC ADC DATA	/ GPIO1 A0 u
I2C3 SCL M0	/ UART3 TX M0	/ CAN1 TX M0	/ AUDIOPWM LOUT N	/ ACODEC ADC CLK	/ GPIO1 A1 u
I2S1 MCLK M0	/ UART3 RTSn M0	/ SCR CLK	/ PCIE30X1 PERSTn M2		/ GPIO1 A2 d
I2S1 SCLK TX M0	/ UART3 CTSn M0	/ SCR IO	/ PCIE30X1 WAKEn M2	/ ACODEC DAC CLK	/ GPIO1 A3 d
I2S1 SCLK RX M0	/ UART4 RX M0	/ PDM CLK1 M0	/ SPDIF TX M0		/ GPIO1 A4 d
I2S1 LRCK TX M0	/ UART4 RTSn M0	/ SCR RST	/ PCIE30X1 CLKREQn M2	/ ACODEC DAC SYNC	/ GPIO1 A5 d
I2S1 LRCK RX M0	/ UART4 TX M0	/ PDM CLK0 M0	/ AUDIOPWM ROUT P		/ GPIO1 A6 d
I2S1 SDO0 M0	/ UART4 CTSn M0	/ SCR DET	/ AUDIOPWM ROUT N	/ ACODEC DAC DATAL	/ GPIO1 A7 d
I2S1 SDO1 M0	/ I2S1 SDI3 M0	/ PDM SDI3 M0	/ PCIE20 CLKREQn M2	/ ACODEC DAC DATAR	/ GPIO1 B0 d
I2S1 SDO2 M0	/ I2S1 SDI2 M0	/ PDM SDI2 M0	/ PCIE20 WAKEn M2	/ ACODEC ADC SYNC	/ GPIO1 B1 d
I2S1 SDO3 M0	/ I2S1 SDI1 M0	/ PDM SDI1 M0	/ PCIE20 PERSTn M2		/ GPIO1 B2 d
	/ I2S1 SDI0 M0	/ PDM SDI0 M0			/ GPIO1 B3 d

RK3568

BGA636\_19R00X19R00X1R20

VCCIO1



### Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

### Note:

If VCCIO1 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO1 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO1 will be abnormally.

The VCCIO1 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO1 will be damaged!

**Rockchip Confidential**


**Rockchip**  
瑞芯微电子

Rockchip Electronics Co., Ltd


Project:	RK3568_AIoT_REF_SCH		
File:	19.RK3568_Audio Interface		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	20	of	72

# 12V/3A DCIN



**Note:**  
With SATA,PCIe, the current is estimated according to the actual number of SATA,PCIe




# VCC3V3\_SYS



# VCC5V0\_SYS




# VCC5V0\_USB



EXT\_EN

Rockchip Confidential


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	20.Power_DC IN		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangbz	Reviewed by:	Default
Sheet:	21	of	72








## VDD\_CPU




## RTC IC --Option

### Note:

The power off hold time scheme is required,  
It is recommended to use external RTC IC  
But, it will not support the timing poweron function



Address:Read A3H,Write A2H





According to the actual product assigned to the LCM

# Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Optional 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 1.8V, Optional 3.3V	FLASH_VOL_SEL --> Logic=H(Default)


Note:  
According to the actual choice of mounted  
Cannot be mounted at the same time




Note:  
FLASH\_VOL\_SEL state decided  
to VCCIO2 domain IO driven by default  
Logic=L: 3.3V IO driven  
Logic=H: 1.8V IO driven

When VCCIO2 voltage is connected to 1.8V, FLASH\_VOL\_SEL must be high  
When VCCIO2 voltage is connected to 3.3V, FLASH\_VOL\_SEL must be low  
If VCCIO2 power supply voltage and FLASH\_VOL\_SEL fails to meet the above relationship,  
its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.












DDR4P416DD6














# eMMC Flash



## Note:


No need to double layout with Nand Flash, 0R resistor can be omitted



## Note:

If Flash is compatible, please notice when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted

**Rockchip Confidential**



EMMC\_B153\_2L @eMMC  
BGA153\_13RX11R5X0R9\_2L

<b>Rockchip</b> 瑞芯微电子 Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	40.Flash-eMMC Flash		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	33 of 72		


# Nand Flash

>>>eMMC\_D0/FLASH\_D0  
>>>eMMC\_D1/FLASH\_D1  
>>>eMMC\_D2/FLASH\_D2  
>>>eMMC\_D3/FLASH\_D3  
>>>eMMC\_D4/FLASH\_D4  
>>>eMMC\_D5/FLASH\_D5  
>>>eMMC\_D6/FLASH\_D6  
>>>eMMC\_D7/FLASH\_D7  
  
>>>eMMC\_CMD/FLASH\_WRn  
  
>>>eMMC\_CLKOUT/FLASH\_DQS  
  
>>>eMMC\_DATA\_STROBE/FLASH\_CLE  
  
>>>eMMC\_RSTn/FSPI\_D2/FLASH\_WPn  
>>>FSPI\_CLK/FLASH\_ALE  
>>>FSPI\_D0/FLASH\_RDY  
>>>FSPI\_D1/FLASH\_RDn  
>>>FSPI\_CS0n/FLASH\_CS0n  
>>>FSPI\_D3/FLASH\_CS1n

eMMC\_DATA\_STROBE/FLASH\_CLE R4100 1 @Nand 2 OR 5% FLASH\_CLE  
R0402  
Place at branch point and eMMC\_DATA\_STROBE Signal  
  
eMMC\_CLKOUT/FLASH\_DQS R4101 1 @Nand 2 OR 5% FLASH\_DQS  
R0402  
Place at branch point and eMMC\_CLKOUT Signal  
  
eMMC\_CMD/FLASH\_WRn R4102 1 @Nand 2 OR 5% FLASH\_WRn  
R0402  
Place at branch point and eMMC\_CMD Signal

## Note:

No need to double layout with eMMC, 0R resistor can be omitted




## Note:

If use SLC Nand, This Resistance is DNP

## Note:

If use Toshiba and Sandisk DDR mode, VCCQ1 and VCCQ4 must be connected to VCCIO\_FLASH.


V1.1





## Note:

If Flash is compatible, please notice when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted

**Rockchip Confidential**


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	41.Flash-Nand Flash(Optional)		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	34 of 72		

MicroSD Card



Close to MicroSD Card

MicroSD Card





Rockchip  
瑞芯微电子


Rockchip Electronics Co., Ltd

Project:	RK3568_AIoT_REF_SCH						
File:	42.Flash-MicroSD Card						
Date:	Wednesday, June 16, 2021				Rev:	V1.1	
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	35 of 72		


# SPI Flash



Support:  
1bit SPI NOR or SPI NAND  
4bit SPI NOR or SPI NAND



**Note:**  
If Flash is compatible, please notice  
when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted  
when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted  
when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted



瑞芯微电子

Rockchip Electronics Co., Ltd

Project:	RK3568_AIoT_REF_SCH		
File:	43.Flash-SPI FLASH(Optional)		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	36 of 72		










## Camera0 Power supply


## Camera1 Power supply

**Note:**

When the binocular camera is used,  
If separate control is required,  
separate power supply is recommended






# Camera0:MIPI\_CSI\_RX 4Lanes





**Note:**  
Camera MCLK can select the following clock:  
1:CAM\_CLKOUT0  
2:CAM\_CLKOUT1  
3:CIF\_CLKOUT  
4:REFCLK\_OUT(24MHz)

Attention to the voltage matching





<div><div>瑞芯微电子</div></div>		Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH				
File:	47.VI-Camera_MIPI_CSI_1x 4Lanes				
Date:	Wednesday, June 16, 2021			Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	38 of 72


## Camera0:MIPI\_CSI\_RX 2Lanes






## Camera1:MIPI\_CSI\_RX 2Lanes



**Rockchip Confidential**


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	48.VI-Camera_MIPI_CSI_2x 2Lanes		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	39 of 72

## HDMI1.4 RX

 $C_j \leq 0.4 \text{ pF}$ 



```
HDMIRX_DET_L--->SOC---->SOC I2C--->RK628D--->HDMI_RX_HPDPDOUT
HDMIRX_DET_L=Low ---> HDMI_RX_HPDPDOUT=High
```

**Note:**  
RK3568 is in sleep state.  
To support the insertion of  
HDMI RX interrupt wake-up,  
GPIO needs to be assigned to  
PMUIO0 or PMUIO1 or PMUIO2 domain



I2C address configuration:



I2C_SEL	I2C_ADDR
0	7'b1010000
1	7'b1010001




**Description:**







LVDS/MIPI/GVI Signal relationship:

Port	D19	LVDS Mode	NEPI DS7T Mode	GPI Mode	MIPI CSI TX
Port0	G1	LV0V0D0D0	D0D0 D1D0	GWI D0D0	C0D0 D1D0
	F2	LV0V0D1D1	D0D1 D1D1	GWI D1D1	C0D1 D1D1
	G3	LV0V0D0D1	D0D0 D1D1	GWI D0D1	C0D0 D1D1
	G2	ODD	LV0V0D1D0	D0D1 D1D0	C0D1 D1D0
	G1	LV0V0D0D0	D0D0 D1D0	GWI D0D0	C0D0 D1D0
	C2	LV0V0D0D0	D0D0 D1D0	GWI D0D0	C0D0 D1D0
	C1	LV0V0D0D0	D0D0 D1D0	GWI D0D0	C0D0 D1D0
Port1	A2	LV0V1D0D0	D0D1 D0D0	GWI D0D0	C0D1 D0D0
	B2	LV0V1D0D1	D0D1 D0D1	GWI D0D1	C0D1 D0D1
	A3	LV0V1D1D1	D0D1 D1D1	GWI D0D1	C0D1 D1D1
	B3	EVEN	LV0V1D0D0	D0D0 D1D0	C0D0 D1D0
	A4	LV0V1D1D0	D0D1 D1D0	GWI D0D1	C0D1 D1D0
	B4	LV0V1D0D0	D0D0 D1D0	GWI D0D0	C0D0 D1D0
	A6	LV0V1D0D0	D0D0 D1D0	GWI D0D0	C0D0 D1D0



		<b>Rockchip Electronics Co., Ltd</b> 瑞芯微电子	
<b>Project:</b>	<b>RK3568_AIoT_REF_SCH</b>		
<b>File:</b>	<b>4.9.VI-HDMI1.4 RX(To MIPICSI RX)</b>		
<b>Date:</b>	Wednesday, June 16, 2021	<b>Rev:</b>	V1.1
<b>Designed by:</b>	Zhangtz	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	40 of 72



HDMI2.0 TX



## Single-MIPI0 LCM

>>> MIPI\_DSI\_TX0\_D0P/LVDS\_TX0\_D0P  
 >>> MIPI\_DSI\_TX0\_D0N/LVDS\_TX0\_D0N  
 >>> MIPI\_DSI\_TX0\_D1P/LVDS\_TX0\_D1P  
 >>> MIPI\_DSI\_TX0\_D1N/LVDS\_TX0\_D1N  
 >>> MIPI\_DSI\_TX0\_D2P/LVDS\_TX0\_D2P  
 >>> MIPI\_DSI\_TX0\_D2N/LVDS\_TX0\_D2N  
 >>> MIPI\_DSI\_TX0\_D3P/LVDS\_TX0\_D3P  
 >>> MIPI\_DSI\_TX0\_D3N/LVDS\_TX0\_D3N  
 >>> MIPI\_DSI\_TX0\_CLKP/LVDS\_TX0\_CLKP  
 >>> MIPI\_DSI\_TX0\_CLKN/LVDS\_TX0\_CLKN



>>> LCD0\_BL\_PWM4



## Single- MIPI1 LCM

>>> MIPI\_DSI\_TX1\_D0P  
 >>> MIPI\_DSI\_TX1\_D0N  
 >>> MIPI\_DSI\_TX1\_D1P  
 >>> MIPI\_DSI\_TX1\_D1N  
 >>> MIPI\_DSI\_TX1\_D2P  
 >>> MIPI\_DSI\_TX1\_D2N  
 >>> MIPI\_DSI\_TX1\_D3P  
 >>> MIPI\_DSI\_TX1\_D3N  
 >>> MIPI\_DSI\_TX1\_CLKP  
 >>> MIPI\_DSI\_TX1\_CLKN

>>> LCD1\_BL\_PWM5







<b>Rockchip</b> 瑞芯微电子 Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	S2.VO-LCM_MIPI_DSI_TX0/TX1		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangtz	Reviewed by:	Default
		Sheet:	42 of 72

# Dual-MIPI LCM

- MIPI\_DSI\_TX0\_D0P/LVDS\_TX0\_D0P
- MIPI\_DSI\_TX0\_D0N/LVDS\_TX0\_D0N
- MIPI\_DSI\_TX0\_D1P/LVDS\_TX0\_D1P
- MIPI\_DSI\_TX0\_D1N/LVDS\_TX0\_D1N
- MIPI\_DSI\_TX0\_D2P/LVDS\_TX0\_D2P
- MIPI\_DSI\_TX0\_D2N/LVDS\_TX0\_D2N
- MIPI\_DSI\_TX0\_D3P/LVDS\_TX0\_D3P
- MIPI\_DSI\_TX0\_D3N/LVDS\_TX0\_D3N
- MIPI\_DSI\_TX0\_CLKP/LVDS\_TX0\_CLKP
- MIPI\_DSI\_TX0\_CLKN/LVDS\_TX0\_CLKN
- MIPI\_DSI\_TX1\_D0P
- MIPI\_DSI\_TX1\_D0N
- MIPI\_DSI\_TX1\_D1P
- MIPI\_DSI\_TX1\_D1N
- MIPI\_DSI\_TX1\_D2P
- MIPI\_DSI\_TX1\_D2N
- MIPI\_DSI\_TX1\_D3P
- MIPI\_DSI\_TX1\_D3N
- MIPI\_DSI\_TX1\_CLKP
- MIPI\_DSI\_TX1\_CLKN
- LCD0\_BL\_PWM4
- LCD\_EN\_H\_GPIO3\_C6
- LCD\_RST\_L\_GPIO3\_C7

VCCIO6 Default:1.8v









瑞芯微电子

Rockchip Electronics Co., Ltd

Project:	RK3568_AIoT_REF_SCH				
File:	53.VO-LCM_Dual MIPI_DSI TX				
Date:	Wednesday, June 16, 2021			Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	43 of 72



Single-LVDS LCM





<div>Rockchip</div> <div>瑞芯微电子</div> <div>Rockchip Electronics Co., Ltd</div>			
Project:	RK3568_AIoT_REF_SCH		
File:	54.VO-LCM_LVDS TX		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	44	of	72

# Single-eDP LCM

- EDP\_TX\_D0P
- EDP\_TX\_D0N
- EDP\_TX\_D1P
- EDP\_TX\_D1N
- EDP\_TX\_D2P
- EDP\_TX\_D2N
- EDP\_TX\_D3P
- EDP\_TX\_D3N
- EDP\_TX\_AUXP
- EDP\_TX\_AUXN
- LCD0\_BL\_PWM4

**Note:**  
For EDP displays with edp1.2a or above, the bias resistors R5600 and R5601 of aux are not mounted.







瑞芯微电子

Rockchip Electronics Co., Ltd


Project:	RK3568_AIoT_REF_SCH				
File:	56.VO-LCM_eDP TX				
Date:	Wednesday, June 16, 2021			Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	45 of 72

# Touch Panel connector

>>>I2C1\_SCL\_TP  
<<<I2C1\_SDA\_TP  
>>>TP\_INT\_L\_GPIO0\_B5  
<<<TP\_RST\_L\_GPIO0\_B6




Default:RTD2166  
CH7517,IT6516:Can also support







# SDIO WIFI/BT MODULE-2T2R

And Giga PHY0 Option





**Note:**  
Adjusted the load capacitance according to the crystal specification.



Please choose IO voltage values according to the real mounted module and modify the corresponding software configuration.


**If a board needs to be compatible with two voltage choices, recommended to enable BOM\_ID**

**Note:**  
If an external RTC IC is required, it is recommended to use the output of the RTC IC



OPTION	WIFI				BT	Crystals	VDDIO	Option1	Option2	Option3
	a	b/g/n	ac	5GHz						
AP6398S	Yes	Yes	Yes	Yes	5.0	37.4MHz	1.71-3.6V	Yes	Yes	Yes
AP6356S	Yes	Yes	Yes	Yes	4.1	37.4MHz	1.71-3.6V	Yes	Yes	Yes
RTL8822BS Module	Yes	Yes	Yes	Yes	4.1	Module Integrated	1.71-3.6V	No	No	No

**Note:**  
Yes: option circuit be mounted  
No: option circuit not be mounted


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	62.WIFI/BT-SDMMC1_2T2R + UART		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangtz	Reviewed by:	Default
		Sheet:	49 of 72






# FE PHY0


And SDIO WIFI Option




## Option



## Default




Default: Refclk:MAC output,PHY input




## Note:

RTL8201F/YT8512C only support 3.3V IO  
VCCIO4 must be changed to 3.3V power supply



Close to PIN7,30

Close to PIN14




RTL8201F/YT8512C:  
Pull Low for RMII REF\_CLK Output mode  
Pull High for RMII REF\_CLK Input mode(default)

Pull High for RMII mode(default)


Pull Low for UTP Mode(default)  
Pull High for Fiber Mode

Pull Low for LED0 Mode(default)  
Pull High for WOL Mode WOL:Wake-on-LAN




## Note: For YT8512C

If GMAC0\_RXDV\_CRS has pull-up resistance by default, then 4.7K pull-down resistance is required



## Default:LED




## PHY Address Config


PHY Address 1 (default)


PHYAD[1:0] 2'b01

## Default Refclk:MAC output,PHY input








## Refclk:MAC input,PHY output



 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	65.Ethernet-FEPHY_RMII0		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangtz	Reviewed by:	Default
		Sheet	51 of 72


And SDIO WIFI Option







>>HPL\_OUT  
 >>HP\_SNS  
 >>HPR\_OUT  
 <<HP\_DET\_L\_GPIO3\_C2  
 <<MIC1\_INN  
 <<SARADC\_VIN2\_HP\_HOOK




### Layout note:

Place 0ohm resister close to GND pin of Headphone Jack , at layout,HP\_SNS walks in the middle of HPL/HPR and acts as an accompanying line to avoid interference.

## Default Headphone Jack(3-pole with DET)

## Headphone Jack(4-pole with DET & MIC) Option



CTIA (L, R, G, M)

### Layout note:

Place 0ohm resister close to GND pin of Headphone Jack , at layout,HP\_SNS walks in the middle of HPL/HPR and acts as an accompanying line to avoid interference.



### Note:

RK3568 is in sleep state.  
To support the insertion of  
HP interrupt wake-up,  
GPIO needs to be assigned to  
PMUIO0 or PMUIO1 or PMUIO2 domain

**Rockchip Confidential**



Rockchip Electronics Co., Ltd

瑞芯微电子

Project:

RK3568\_AIoT\_REF\_SCH

File:

70.Audio-Headphone Port

Date:

Wednesday, June 16, 2021

Rev:

V1.1

Designed by:

Zhangdz

Reviewed by:


Default

Sheet:


55 of 72

SPKN\_OUT  
SPKE\_OUT  
MIC1\_INP  
MIC1\_INN

## Default MIC for 3-pole Headphone Jack




## Option MIC for 4-pole Headphone Jack








## SPK

Note: 8ohm/1.3W  
Speaker Output



**Rockchip Confidential**


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	71.Audio-SingleMic+RK809_SPK		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	56 of 72



## Option1


### Loopback for Mono Speaker

(External ADC, better performance)



## RK809-5 SPK


Note: 8ohm/1.3W Speaker Output



## Option2


### Loopback for Mono Speaker

(Available while No MIC is connected to RK809-5)  
 (cost-effective)






## MicArray




VDDIO, ACODEBC 3.3V as default

## MIC1




VDDIO, ACODEBC


## MIC2



Equal spacing arrangement; according to mic algorithm




## For 4MIC Array Applications




VDDIO, ACODEBC

## MIC3




VDDIO, ACODEBC

## MIC4




## Loopback for Dual Speakers




## Speaker Output

Note: 4ohm/3W



Layout note:




For NO Headphone design, HP\_SNS connect to GND near the PMIC.

>>SATA0\_TXP  
 >>SATA0\_TXN  
 >>SATA0\_RXP  
 >>SATA0\_RXN  
 >>SATA1\_TXP  
 >>SATA1\_TXN  
 >>SATA1\_RXP  
 >>SATA1\_RXN  
 >>SATA2\_TXP  
 >>SATA2\_TXN  
 >>SATA2\_RXP  
 >>SATA2\_RXN  
 >>SATA0\_ACT\_LED  
 >>SATA1\_ACT\_LED  
 >>SATA2\_ACT\_LED

## SATA3.0 Port0 Option


And USB3 OTG0 option, Can support SATA0+USB2 OTG0



NOTES:  
 1:The SATA differential trace impedance is 100 OHM.  
 The SATA trace length is less than 5 inch.  
 2:10nF close to connector

## SATA3.0 Port1 Option


And USB3 HOST1 option, Can support SATA1+USB2 HOST1



NOTES:  
 1:The SATA differential trace impedance is 100 OHM.  
 The SATA trace length is less than 5 inch.  
 2:10nF close to connector

## SATA3.0 Port2



And PCIe2.0 option



NOTES:  
 1:The SATA differential trace impedance is 100 OHM.  
 The SATA trace length is less than 5 inch.  
 2:10nF close to connector

## SATA Power

The current is estimated according to the actual number of SATA  
High power switching separate power supply is recommended for more than 2



Option


PCIE20\_TXP  
PCIE20\_TXN  
PCIE20\_RXP  
PCIE20\_RXN  
PCIE20\_REFCLKP  
PCIE20\_REFCLKN

PCIE20\_CLKREQn\_M1  
PCIE20\_WAKEn\_M1  
PCIE20\_PERSTn\_M1

PCIE20\_PRSTn\_L\_GPIO3\_B6

PCIE\_PWRn\_H\_GPIO0\_D4




PCIE20_CLKREQn_M1	R8300	1	2	22R	5%	PCIE20_CLKREQn_3V3_L
				R0402		
PCIE20_WAKEn_M1	R8301	1	2	22R	5%	PCIE20_WAKEn_3V3_L
				R0402		
PCIE20_PERSTn_M1	R8302	1	2	22R	5%	PCIE20_PERSTn_3V3_L
				R0402		
PCIE20_PRSTn_L_GPIO3_B6	R8303	1	2	22R	5%	PCIE20_PRSTn_3V3_L
				R0402		



PCIE20\_TXP C8301 1 2 100nF C0201 X5R 10V  
PCIE20\_TXN C8302 1 2 100nF C0201 X5R 10V  
PCIE20\_CLKREQn\_3V3\_L  
PCIE20\_WAKEn\_3V3\_L  
PCIE20\_PRSTn\_3V3\_L  
Hot-plug


## PCIe2.0 x1 Slot

10W Slot:  
12V 0.5Amax  
3.3V 3Amax  
3.3Vaux 0.375Amax



Note:

According to the actual choice of mounted  
Cannot be mounted at the same time





Rockchip 瑞芯微电子 Rockchip Electronics Co., Ltd

Project:	RK3568_AIoT_REF_SCH		
File:	83.PCIE-PCIE2.0_1x1Lane_RC_36P		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangbz	Reviewed by:	Default
Sheet:	60	of	72


>>>PCI30\_T0P  
 >>>PCI30\_T0M  
 >>>PCI30\_TK1P  
 >>>PCI30\_TK1M  
 >>>PCI30\_R0P  
 >>>PCI30\_R0M  
 >>>PCI30\_RK1P  
 >>>PCI30\_RK1M  
 >>>PCI302\_REFCLKP\_IN  
 >>>PCI302\_REFCLKM\_IN  
 >>>PCI302\_CLKREQ\_M1  
 >>>PCI302\_WAKEN\_M1  
 >>>PCI302\_PERST\_M1  
 >>>PCI302\_PRNT\_1\_GPI02\_D7  
 >>>PCI302\_WAKEN\_V3\_L  
 >>>PCI302\_PRNT\_V3\_L

PCI30X2\_CLKREQ\_M1 R8400 1 2 22R 5% PCI30X2\_CLKREQ\_V3\_L  
 PCI30X2\_WAKEN\_M1 R8401 1 2 22R 5% PCI30X2\_WAKEN\_V3\_L  
 PCI30X2\_PERST\_M1 R8402 1 2 22R 5% PCI30X2\_PERST\_V3\_L  
 PCI30X2\_PRNT\_1\_GPI02\_D7 R8403 1 2 22R 5% PCI30X2\_PRNT\_V3\_L

## PCIe3.0 x 2Lanes (X 4Slot)








**Note:**  
 According to the actual choice of mounted  
 Cannot be mounted at the same time



If board target trace impedance is 50ohm  
 then R = 475ohm providing an IREF of 2.32 mA .  
 The output current ( IOH ) is 6 \* IREF .  
 6x2.32X50=696mV

VCC3V3_P16C_03	R8406 1	2 10K 5% R0402	PI6C_03_00	PI6C_03_01	R8407 1	2 10K 5% R0402	PI6C_S1	PI6C_S0	Out Freq
							0	1	100MHz
VCC3V3_P16C_03	R8409 1	2 10K 5% R0402	PI6C_03_00	R8410 1	2 10K 5% R0402		PI6C_SS1	PI6C_SS0	Spread %
							0	0	No Spread
VCC3V3_P16C_03	R8411 1	2 10K 5% R0402	PI6C_03_00	R8412 1	2 10K 5% R0402		0	1	-0.5
							1	0	-1.0
							1	1	No Spread
VCC3V3_P16C_03	R8416 1	2 10K 5% R0402	PI6C_03_00						






If board target trace impedance is 50ohm  
then  $R = 475\text{ohm}$  providing an IREF of 2.32 mA . The output current ( IOH ) is  $6 * \text{IREF}$  .  
 $6 \times 2.32 \times 50 = 696\text{mV}$




## PCIe3.0 x2 EP Mode-EDGE












**Rockchip Confidential**

**Rockchip Confidential**







**Rockchip**  
 瑞芯微电子

Rockchip Electronics Co., Ltd

**Project:** RK3568\_AIoT\_REF\_SCH

**File:** 88.Ethernet-GEPHY\_SGMII

**Date:** Wednesday, June 16, 2021

**Designed by:** Zhangtz


**Reviewed by:** Default

**Rev:** V1.1

**Sheet:** 65 of 72





# IR Receiver



<<UART2\_RX\_M0\_DEBUG  
>>UART2\_TX\_M0\_DEBUG

# Debug UART2



 瑞芯微电子		Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH				
File:	91.Debug UART				
Date:	Wednesday, June 16, 2021			Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	68 of 72

# Key Array

<<SARADC\_VIN0\_KEY/RECOVERY

<<SARADC\_VIN4  
<<SARADC\_VIN5  
<<SARADC\_VIN6  
<<SARADC\_VIN7

<<RESETn


>>RK809\_PWRON

## Note:


If there is no Key requirement,  
It is suggested to reserve a  
SW9200 Key to facilitate the  
development debug

RECOVERY Key function:


If SARADC\_VIN0=0V  
at after power on and reset,  
then system will  
enter into loader mode.



## PowerOn/OFF\_Key




## Reset\_Key




## SARADC

Voltage range:0v-1.8V




**Rockchip Confidential**

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	92.KEY_Array/SARADC		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 69 of 72

>>Working\_LEDEN\_H\_GPIO0\_B7


<<SARADC\_VIN1\_HW\_ID

<<SARADC\_VIN3\_BOM\_ID




Working LED

## HW\_ID



SARADC_VIN1	Up Resistance	Down Resistance
HW ID0	10K	DNP
HW ID1	10K	110K
HW ID2	20K	100K
HW ID3	33K	100K
HW ID4	18K	36K
HW ID5	36K	51K
HW ID6	51K	51K
HW ID7	51K	36K
HW ID8	36K	18K
HW ID9	100K	33K
HW ID10	100K	20K
HW ID11	110K	10K
HW ID12	DNP	10K


## BOM\_ID



SARADC_VIN3	Up Resistance	Down Resistance
BOM ID0	10K	DNP
BOM ID1	10K	110K
BOM ID2	20K	100K
BOM ID3	33K	100K
BOM ID4	18K	36K
BOM ID5	36K	51K
BOM ID6	51K	51K
BOM ID7	51K	36K
BOM ID8	36K	18K
BOM ID9	100K	33K
BOM ID10	100K	20K
BOM ID11	110K	10K
BOM ID12	DNP	10K


**Rockchip Confidential**

## UART4 M1




## UART3 M1

### Default, and GMAC0 RST/INT Option




## UART9 M1

### Default, and SATA LED0/1 Option




UART7 M1 To RS485




## UART6 M1-Option



If no MicroSD Card function:






# CAN0 M1-Option

If no MicroSD Card function:



		Rockchip Electronics Co., Ltd	
			
<b>Project:</b>	<b>RK3568_AIoT_REF_SCH</b>		
<b>File:</b>	<b>95.UART/RS485/CAN Port</b>		
<b>Date:</b>	Wednesday, June 16, 2021		Rev: V1.1
<b>Designed by:</b>	Zhangyz	Reviewed by: Default	Sheet: 71 of 72





**Rockchip Confidential**

<div><div><div><div></div><div></div></div><div><div></div><div></div></div></div><div><div>Rockchip</div><div>瑞芯微电子</div></div><div>Rockchip Electronics Co., Ltd</div></div>				
Project:	RK3568_AIoT_REF_SCH			
File:	99.Mark/Hole/Heatsink			
Date:	Wednesday, June 16, 2021		Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet: 72 of 72