REF Schematic for RK3568

Main Functions Introduction

```
1) PMIC: RK809-5+DiscretePower
 2) RAM: DDR4 2x16Bit-----Default
 Option:LPDDR4/4x 1X32bit(200ball)
 Option:DDR3 4x16bit
 Option:DDR3 4x16bit+2x16bit ECC
 Option:DDR4 2x16bit+1x16bit ECC
 Option:LPDDR3 1x32bit(178ball)
 Option:DDR4 4x16bit
 3) ROM: eMMC-----
 Option: Nand Flash
 Option: SPI Flash
 4) Support: 1 x Micro SD Card3.0
 5) Support: 1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 + 1 x SATA3.0 Port2
    Option: 1 x USB3.0 OTG0 + 1 x USB3.0 HOST1
                                             + 1 x 1Lane PCIe2.0 (RC Mode)
    Option:1 x WSB3.0 OTG0 + 1 x USB2.0 HOST1
                                             + 1 x SATA3.0 Port1 + 1 x SATA3.0 Port2
             <u>k USB</u>2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB3.0 HOST1 + 1 x SATA3.0 Port2
             x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB3.0 HOST1 + 1 x 1Lane PCIe2.0 KR
         1 \times USB2.0 \ OTG0 + 1 \times SATA3.0 \ Port0 + 1 \times USB2.0 \ HOST1 + 1 \times SATA3.0 \ Port1
    Option: 1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x 1Lane PCIe2.0 (RC Mode)
 6) Support: 1 x USB2.0 HOST2+ 1 x USB2.0 HOST3 -- -----Default
  Support: 4G module Via MiniPCIe2.0 Slot With PCIE2.0 and USB2.0 HOST3 function
 8) Support: 2 x 1Lane PCIe3.0 Connector (RC Mode) -----Default
    Option: 1 x 2Lanes PCIe3.0 Connector (RC Mode)
    Option: 1 x 2Lanes PCIe3.0 Connector (EP Mode)
 9) Support: 1 x HDMI2.0 TX
10)Support:1 x LCM MIPI DSI TX0 ------Default
    Option: 1 x LCM MIPI DSI TX1
    Option: 1 x LCM LVDS TX
    Option: 1 x LCM Dual MIPI DSI TX
    Option: 1 x LCM eDP TX
11) Support: 1 x VGA OUT -----
12) Support: 1 x 4Lanes Camera MIPI CSI RX -----
    Option: 2 x 2Lanes Camera MIPI CSI RX
    Option: 1 x HDMI1.4 RX(HDMI to MIPI CSI)
13) Support:a/b/q/n/ac 2X2 SDIO WIFI5+BT5.0+PCM -----Default
    Option:a/b/g/n/ac 1X1 SDIO WIFI+BT+PCM
    Option:a/b/g/n/ac/ax 2X2 PCIe WIFI6+BT5.0+PCM
14) Support: 1 x 10/100/1000M Ethernet (RGMII1 M1) -----Default
    Option:1 x 10/100/1000M Ethernet(RGMIIO) or 1 x 10/100M Ethernet(RMIIO)
    Option: 1 x 10/100/1000M PCIe Ethernet Card or 2 x 10/100/1000 Ethernet (QSGMII) or 1 x 10/100/1000 Ethernet (S
15) Support: 1 x Headphone output -----Default
16) Support: 1 x ECM MIC + 1 x Speaker out -----Default
    Option: 4 x MEMS MIC + 1 x Speaker out + Loopback or 2 x MEMS MIC + 1 x Speaker out + Loopback
    Option: 4 x MEMS MIC + 2 x Speaker out + Loopback
18) Support: Array Key (MENU, VOL+, VOL-, ESC), Reset, Power on/off Key
19) Support: 3 x UART + 1 x RS485 + 1 x CAN FD (Option)
20) Support: Debug UART and ARM JTAG
```

	Rockchip Electronics Co., Ltd 瑞芯微电子					
	Project:	RK3568_	AloT_REF	SCH		
'	File:	00.Cover	Page			
	Date:	Wednesday, J	lune 16, 2021		Rev:	V1.1
	Designed by:	Zhangdz	Reviewed by:	Default	Sheet	1 of 72

Table of Content

i abie oi	Content	(0,2)
Page 1	00.Cover Page	Default
Page 2	01.Index and Notes	Default
Page 3	02.Revision History	Default
Page 4	03.Block Diagram	Default
Page 5	04.Power Diagram	Default
Page 6	05.Power Sequence	Default
Page 7	06.IO Power Domain Map	Default
Page 8	07.UART Map/GMAC0/1 Path Map	Default
Page 9	08.I2C Bus Map	Default
Page 10	09.PCIE30/MULTI_PHY/VOP Fun Map	Default
Page 11	10.RK3568_Power/GND	Default
Page 12	11.RK3568_DDR PHY	Default
Page 13	12.RK3568_OSC/PLL/PMUIO	Default
Page 14	13.RK3568_Flash/SD Controller	Default
Page 15	14.RK3568_USB/PCIe/SATA PHY	Default
Page 16	15.RK3568_SARADC/GPIO	Default
Page 17	16.RK3568_VI Interface	Default
Page 18	17.RK3568_VO Interface_1	Default
Page 19	18.RK3568_VO Interface_2	Default
Page 20	19.RK3568_Audio Interface	Default
Page 21	20.Power_DC IN	Default
Page 22	21.Power_PMIC	Default
Page 23	22.Power_Ext Discrete/RTC IC	Default
Page 24	23.Power_Flash Power Manage	Default
Page 25	25.USB2/USB3 Port	Default
Page 26	31.DRAM-DDR3_4X16Bit_96P	Option
Page 27	32.DRAM-DDR3_4X16+ECC_2X16_96P	Option
Page 28	33.DRAM-DDR4_2x16bit_96P	Default
Page 29	34.DRAM-DDR4_4x16Bit_96P	Option
Page 30	35.DRAM-DDR4_96P_2X16+ECC_1X16	Option
Page 31	36.DRAM-LPDDR3_1X32bit_178P	Option
Page 32	38.DRAM-LPDDR4X_1X32bit_200P	Option
Page 33	40.Flash-eMMC Flash	Default
Page 34	41.Flash-Nand Flash	Option
Page 35	42.Flash-MicroSD Card	Default
Page 36	43.Flash-SPI Flash	Option
Page 37	45.VI-Camera_Power	Default
Page 38	47.VI-Camera_MIPI_CSI_1x 4Lanes	Default
Page 39	48.VI-Camera_MIPI_CSI_2x 2Lanes	Option
Page 40	49.VI-HDMI1.4 RX(To MIPICSI RX)	Option
Page 41	50.VO-HDMI2.0 TX	Default
Page 42	52.VO-LCM_MIPI_DSI_TX0/TX1	Default
Page 43	53.VO-LCM_Dual MIPI_DSI TX	Option
Page 44	54.VO-LCM_LVDS TX	Option
Page 45	56.VO-LCM_eDP TX	Option
Page 46	58.TP Connector_COF	Default
Page 47	59.VO-VGA Output(eDP To VGA)	Default
Page 48	60.WIFI/BT-SDMMC1_1T1R + UART	Option
Page 49	62.WIFI/BT-SDMMC1_2T2R + UART	Default
Page 50	64.WIFI6/BT-PCIe_2T2R + UART	Option
Page 51	65.Ethernet-FEPHY_RMII0	Option
Page 52	67.Ethernet-GEPHY_RGMII0	Option
Page 53	68.Ethernet-GEPHY_RGMII1_M1	Default

Page 54	69.Ethernet-PCIE Ethernet	Option
Page 55	70.Audio-Headphone Port	Default
Page 56	71.Audio-SingleMic+RK809_SPK	Default
Page 57	72.Audio-MicArray+RK809_SPK	Option
Page 58	74.Audio-MicArray+EXT Dual_SPK	Option
Page 59	82.SATA-SATA3.0 Slot_7P	Default
Page 60	83.PCIE-PCIE2.0_1x1Lane_RC_36P	Option
Page 61	84.PCIE-PCIE3.0_1x2Lanes_RC_64P	Option
Page 62	85.PCIE-PCIE3.0_2x1Lane_RC_32P	Default
Page 63	86.PCIE-PCIE3.0_1x2Lanes_EP_64P	Option
Page 64	87.MiniPCIe2.0 Slot_With 4G Fun	Option
Page 65	88.Ethernet-GEPHY_SGMII	Option
Page 66	89.Ethernet-GEPHY_QSGMII	Option
Page 67	90.IR Receiver	Default
Page 68	91.Debug UART	Default
Page 69	92.KEY Array/SARADC	Default
Page 70	93.LED/HW_ID/BOM_ID	Default
Page 71	95.UART/RS485/CAN Port	Default
Page 72	99.Mark/Hole/Heatsink	Default
Page 73		
Page 74		
Page 75		
Page 76		
Page 73 Page 74 Page 75	99.Mark/Hole/Heatsink	Default

Description

Note

Option

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Notes

Component parameter description

1. DNP stands for component not mounted temporarily

2. If Value or option is DNP, which means the area is reserved without being mounted


Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.


Ro	ckchi 瑞芯微电		ckchip Elec	tronics	Co., Ltd
Project:	RK3568_	AloT_REF	SCH		
File:	01.Index	and Notes			
Date:	Wednesday,	lune 16, 2021		Rev:	V1.1
Designed by:	7hanodz	Reviewed by:	Default	Sheet	2 of 72

Revision History

Version	Date	Ву	Change Dsecription	Approved
V1.0	2021-02-04	Zhangdz	1:Revision preliminary version	
V1.1	2021-06-11	Zhangdz	1:Change content Please Refer to: RK3568_AIoT_REF_SCH_V11_20210611_Modify_Notes	
		P.Y.	LOMBAKI. PCRO	

Ro	ckchi 瑞芯微电		ckchip Elec	tronic	s Co., Ltd
Project:	RK3568_	_AloT_REF	_SCH		
File:	02.Revis	ion Histor	у		
Date:	Wednesday,	June 16, 2021		Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	3 of 72





Power Sequence

VCC12V_DCIN	
vcc3v3_sys	
vcc5v0_sys	
VCC5V0_USB	
VDDA0V9_PMU	1()
VDDA_0V9	
VDD_LOGIC	
VDD_GPU	
VCCA1V8_PMU	
VCCA_1V8	
VCC_1V8	
VCC3V3_PMU	
VCC2V5_DDR	
VDD_CPU	
VCC_DDR	
VCC_3V3	
VCCIO_SD	
VCC3V3_SD	
RESETN	
VDD_NPU	
VDDA0V9_IMAGE	7////
VCCA1V8_IMAGE	7////
VCCIO_ACODEC	

Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	DVFS	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	1.2V (DDR4)	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0V	OFF	DVFS	TBD	TBD
	RK809_LD01	0.4A	VDDA0V9_IMAGE	N/A	ov	OFF	0.9V	TBD	TBD
VCC3V3_SYS	RK809_LD02	0.4A	VDDA_0V9	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LD03	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LD04	0.4A	VCCIO_ACODEC	N/A	ov	OFF	3.3V	TBD	TBD
VCC3V3_SYS	RK809_LD05	0.4A	VCCIO_SD	Slot:4	3.3V	ON	3.3V or 1.8V	TBD	TBD
	RK809_LD06	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	3.3V	TBD	TBD
	RK809_LD07	0.4A	VCCA_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
VCC3V3_SYS	RK809_LD08	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LD09	0.4A	VCCA1V8_IMAGE	N/A	ov	OFF	1.8V	TBD	TBD
VCC3V3_SYS	RK809_SW2	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	3.3V	TBD	TBD
VCC3V3 SYS	RK809_SW1	2.1A	VCC_3V3	Slot:4	3.3V	ON	3.3V	TBD	TBD
100515_575	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_RESETn		1	Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	3.3V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	DVFS	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	2.5V	TBD	TBD
		7.							
	-	-							

Project: RK3568_AloT_REF_SCH
File: 05.Power Sequence
Date: Wednesday Jan 16, 2021 Rev: V1.1

IO Power Domain Map

If IO domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

					_	puaced synchron	2,	
			Supp IO Vo	ort oltage		Default IO Do	omain Voltage	/
	IO Domain	Pin Num	3.3V	1.8V	Notes	Supply Power Net Name	Power Source	Voltage
	PMUIOO (PMUPLL_AVDD_1V8)	Pin Y21	X	/	PMUIO0 are fixed 1.8V level mode, which cannot be configured.	VCCA1V8_PMU	VCCA1V8_PMU	1.8V
	PMUIO1	Pin Y20	✓	X	PMUIO1 are fixed 3.3V level mode, which cannot be configured.	VCC3V3_PMU	VCC3V3_PMU	3.3V
	PMUIO2	Pin W19	✓	\Q	PMUIO2 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC3V3_PMU	VCC3V3_PMU	3.3V
	VCCIO1	Pin H17	<	/	VCCIO1 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO_ACODEC	VCCIO_ACODEC	3.3V
	VCCIO2	Pin H18	✓	/	VCCIO2 supports 1.8V or 3.3V level mode Default is configured by hardware,namely PIN "FLASH_VOL_SEL" state determines which mode to work in.[1][2]	VCCIO_FLASH	VCC_1V8	1.8V
	VCCIO3	Pin L22	✓	/	VCCIO3 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2][3]	VCCIO_SD	VCCIO_SD	3.3V
	VCCIO4	Pin J21	✓	/	VCCIO4 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO4	VCC_1V8	1.8V
	vcc105	Pin V10 Pin V11	✓	/	VCCIO5 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V
	VCCIO6	Pin R9 Pin U9	✓	/	VCCIO6 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO6	VCC_1V8	1.8V
3	VCCIO7	Pin V12	✓	✓	VCCIO7 supports 1.8V or 3.3V level mode. Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V

For example, the VCCIO4 hardware has been modified to 3.3V power supply, and the corresponding DTS must be modified to 3.3V configuration, otherwise the IO of VCCIO4 will be damaged.

If a board needs to be compatible with two voltage choices, recommended to enable BOM ID

Notes

[1]:When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship, its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.

[2]:When the IO domain power supply voltage is 1.8V, the IO domain voltage configuration in DTS must be set to 1.8V mode.


If it is misconfigured to 3.3V mode, the IO function of this power domain will be abnormally;


When the IO domain power supply voltage is 3.3V, the IO domain voltage configuration in DTS must be set to 3.3V mode.


If it is misconfigured to 1.8V mode, the IO in this power domain will be in overvoltage state, and the IO will be damaged after long-term operation.


[3]:When VCCIO3 IO domain is assigned as SD card function,: If SD3.0 mode is to be supported, VCCIO3 power supply voltage must be support configurable, 3.3V in SD2.0 mode and 1.8V in SD3.0 mode. If only SD2.0 mode is supported (SD3.0 card only works in SD2.0 mode), VCCIO3 only needs fixed power supply of 3.3V. When VCCIO3 IO domain is assigned as other function,: Such as uart5 and uart6, then note [2] should be followed


Ro	ckchi 瑞芯微电		ckchip Ele	ectronics	Co., Ltd
Project:	RK3568_	AloT_REF	SCH		
File:	06.IO Por	wer Domai	п Мар		
Date:	Wednesday, J	une 16, 2021		Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet	7 of 72

















13.RK3568 Flash/SD Controller


V1.1


Sheet

Vednesday, June 16, 2021


Zhanodz Reviewed by: Default

recommended to enable BOM ID






RK3568 P(MIPI CSI RX)



Option1	Sensorl x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0
operenz	Sensor2 x2Lane	MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

RK3568 M(VCCIO6 Domain)

Rockchip Confidential



Mode	16bit	12bit	10bit	8bit
CIF_D0	D0			
CIF_D1	D1			
CIF_D2	D2			
CIF_D3	D3			
CIF_D4	D4	D0		
CIF_D5	D5	D1		
CIF_D6	D6	D2	D0	
CIF_D7	D7	D3	D1	
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

Support BT601 VLDCr 422 Bbit input Support BT69 100Ch 422 Bbit input Support BT1120 VCCr 422 B10/12/16bit input, single/dual-edge sampling Support BT1120 VCCr 422 B10/12/16bit input, single/dual-edge sampling Support 2/4 mixed BT656/BT1120 VCCr 422 Bbit input

BT1120 16bit Mode: Default: D0-D7 <--> Y0-Y7 , D8-D15 <--> C0-C7 Swap ON: D0-D7 <--> C0-C7 , D8-D15 <--> Y0-Y7


GMAC	Direction	GEPHY	GMAC	Direction	FEPHY
GMAC×_TXD0	>	PHYx_TXD0	GMACx_TXD0	>	PHYx_TXD0
GMACx_TXD1	>	PHYx_TXD1	GMACx_TXD1	>	PHYx_TXD1
GMACx_TXD2	>	PHYx_TXD2			
GMACx_TXD3	>	PHYx_TXD3			
GMACx_TXEN	>	PHYx_TXEN	GMACx_TXEN	>	PHYx_TXEN
GMAC*_TXCLK	>	PHYx_TXCLK			
GMACx_RXD0	<	PHYx_RXD0	GMACx_RXD0	<	PHYx_RXD0
GMACx_RXD1	<	PHYx_RXD1	GMACx_RXD1	<	PHYx_RXD1
GMACx_RXD2	<	PHYx_RXD2			
GMACx_RXD3	<	PHYx_RXD3			
GMACx_RXDV	<	PHYx_RXDV	GMACx_RXDV	<	PHYx_CRS_DV
GMACx_RXCLK	<	PHYx_RXCLK			
GMACx_RXER			GMACx_RXER	<	PHYx_RXER
GMACx_MDC	>	PHYx_MDC	GMACx_MDC	>	PHYx_MDC
GMACx_MDIO	<>	PHYx_MDIO	GMACx_MDIO	<>	PHYx_MDIO
ETHx_REFCLKO_25M	>	PHYx OSC	ETHx_REFCLKO_25M	>	PHYx OSC
GMACx_MCLKINOUT	<	PHYx_CLKOUT125(Option)	GMACx_MCLKINOUT	<>	PHYx_TXC
GPIO	>	PHYx_RSTn	GPIO	>	PHYx_RSTn
GPI0	<	PHYx_INT/PMEB	GPIO	<	PHYx_INT/PMEB

Rockchip Electronics Co., Ltd 瑞芯微电子 RK3568_AloT_REF_SCH 16.RK3568_VI Interface Rev: V1.1 Sheet: 17 of 72


4:REFCLK OUT (24MHz)

Attention to the voltage matching


RK3568_R(MIPI_DSI_TX0/LVDS_TX0)



RK3568_S(MIPI_DSI_TX1)



RK3568_T(eDP TX)




lote:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


Rockchip Confidential

RK3568_Q(HDMI2.0 TX)




17.RK3568 VO Interface 1

V1.1







| T2C3 SDA M0 | T2C3 SCL M0 |

VCCIO ACODEC

R1900 > R1901

2.2K 2.2K 5%

R0402

R0402

Note:

If VCCIO1 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO1 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO1 will be abnormally.

The VCCIO1 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO1 will be damaged!

Note:

BGA636 19R00X19R00X1R20

U1000H

Caps of between dashed green lines and U1000 should be placed under the U1000 package


Rockchip Confidential


Rockchip Electronics Co., Ltd Froject: RK3568_AloT_REF_SCH


File: 19.RK3568_Audio Interface

Date: Wednesday, June 16, 2021 Rev: V1.1

Designed by: Zhangdz Reviewed by: Default Sheet: 20 of 72









Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL> Logic=H
Nand flash	Default 3.3V, Optional 1.8V	FLASH_VOL_SEL> Logic=L(Default)
SPI flash	Default 1.8V, Optional 3.3V	FLASH_VOL_SEL> Logic=H(Default)

According to the actual choice of mounted Cannot be mounted at the same time





Note:

FLASH VOL SEL state decided to VCCIO2 domain IO driven by defaul Logic=L: 3.3V IO driven

Logic=H: 1.8V IO driven

When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship, its function will be abnormally (for example, it cannot be started normally) or IO will be damaged

Rockchip Rockchip Electronics Co., Ltd 瑞芯微电子 Project: **RK3568 AIOT REF SCH** File: 23. Power Flash Power Manage Rev: Wednesday, June 16, 2021 V1.1 Designed by: Zhangdz 24 of 72 Reviewed by: Default

