Reference Schematics For RK3588S

RK3588S_Tablet_Demo_SCH

Main Functions Introduction

- 1) Charger: 1Cell Battery QC
- 2) PMIC: 1 x RK806-1+DiscretePower
- 3) RAM: 2 x 32bits LPDDR4/4x 4) ROM: eMMC5.1(Default)
- 5) Support: 1 x Type-C 3.0(with DP function)
- 6) Support: 1 x 4Lanes MIPI D/CPHY RX Camera
- 7) Support: 1 x 2Lanes MIPI DPHY RX Camera
- 8) Support: 1 x 4Lanes MIPI D/CPHY TX
- 9) Support: a/b/g/n/ac/ax 2T2R WIFI(PCIE) + BT5.0
- 11) Support: 1 x Headphone + 2 x Speaker out + 1 x Analog MIC
- 12) Support: 2 x PDM MIC Array
- 13) Support: Gyroscope+G-sensor+Ambient Light+Proximity

Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram_PoweTree-1cell
Page 5	05.System Power Sequence
Page 6	06.Lower-Speed Bus Map
Page 7	07.USB Controller Configure Tab
Page 8	08.PCIE Fun Map
Page 9	10.RK3588S_Power/GND
Page 10	11.RK3588S_OSC/PLL/PMUIO
Page 11	12.RK3588S DDR Controler
Page 12	13.RK3588S Flash/SD Controller
Page 13	14.RK3588S_USB20/USB30/DP PHY
Page 14	15.RK3588S_SARADC/1.8V GPIO
Page 15	16.RK3588S_MIPI Interface
Page 16	17.RK3588S_HDMI/eDP Interface
Page 17	18.RK3588S PCIE2/SATA3/USB3 PHY
Page 18	19.RK3588\$ GPIO
Page 19	20.Power_1Cell_QC
Page 20	22.Power-PMIC_RK806-1
Page 21	23. Power_Ext Discrete
Page 22 Page 23	24.RTC 38.DRAM-LPDDR4/4X_200P_2X32bit
Page 24	40.eMMC Flash
Page 25	46.VI-Camera MIPI CSI0-RX
Page 26	47.VI-Camera_MIPI-DPHY-RX
Page 27	55.VO-MIPI DPHY-TX
Page 28	63.WIFI/BT-PCIe_2T2R(AP6275PR3)
Page 29	70.Audio Codec-ES8388
Page 30	90.Sensor
Page 31	92.KEY Array
Page 32	93.Debug UART/JTAG Port
Page 33	
Page 34	
Page 35	
Page 36	
Page 37	
Page 38	
Page 39	
Page 40	_
Page 41	
Page 42	
Page 43	
Page 44 Page 45	\sim
Page 45 Page 46	
Page 47	
Page 48	
Page 49	
Page 50	
Page 51	X
Page 52	

Note

The power suffix S0 or S3 means:

S3: Keep power On during sleeping

S0:Power off during sleeping

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description

Note

Option

Notes

- Component parameter description

 1. DNP stands for component not mounted temporarily


 2. If Value or option is DNP, which means the area is reserved without being mounted

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.


Revision History

Version	Date	ВУ	Change Dsecription	Approved
V1.0	2022-01-05	Joseph.Wei	1:Revision preliminary version	
V1.1	2022-02-18	Joseph.Wei	1.C1604,C1612的电容改成1uF/4V。 2.为了减少待机功耗,将PMUIO2电源域改成1.8V,此IO域对应外设IO电压相应修改 3.把L2203,L2205,L2207,L2300,L2301,L2302电感由0.22uH(TDK)改为 0.24uH(Sunlord); L2201的电感由0.22uH(TDK)改为0.22uH (Sunlord),封装IND_404020。	
SPA				
			24102	

RK3588S Tablet Demo Block Diagram for 1-Cell Charger



Power tree for 1-Cell Charger




Power Sequence


	0 1	2	3	4 5	6	7 . 8	9	. 19
VBUS_TYPEC					1			
VCC_SYSIN					T			-
VCC_1V1_NLDO_S: VCC_2V0_PLDO_S:								-
VDD_LOG_S0								
VDD_0V75_s3 VDD_0V75_s0					V			
VDDA_0V75_S0			A	,				-
VDDA_0V85_s0			/					
VDD_DDR_S0 VDDA_DDR_PLL_S	0							
VDD_CPU_LIT_S0			/					
VCC_1V8_S3 VCC_1V8_S0								
VCCA_1V8_S0	•		/					
VCCA1V8_PLDO6_S	s3		/					
VDD2 DDR S3				/_				
AVDD 1V2 SO								
VDD2L_0V9_DDR_S	s3				\int			_
VDD_GPU_S0								
VDD_VDENC_S0								
VCCA_3V3_s0 VCC_3V3_s3								
VCCIO_SD_S0								
VDDQ_DDR_S0								
VCC_3V3_SD_S0								1
VDD_CPU_BIGO_S	0					/_		
VDD_CPU_BIG1_S	0							
VDD_NPU_S0								
VCC_1V2_CAM								•
VCC_1V8_CAM_S0								
VCC_2V8_CAM_S0								
RESET				0				


Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Curren
VCC SYSIN	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC SYSIN	RK806-1 BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
	RK806-1_PLD01	0.5A	VCC_1V8_50	Slot:3	1.8V	ON	OFF	TBD	TBD
VCC_2V0_PLDO_S3	RK806-1_PLDO2	0.3A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_PLD05	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLD06	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLD02	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
*cc_1*1_M2D0_55	RK806-1_NLD03	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLD05	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_CPU_BIGO_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT_BUCK or LDO	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD

IO Power Domain Map


				-	
IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO1	Pin N36 N37	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin V37 Y37 Pin V35 V36	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3 VCC_1V8_S3	1.8V 1.8V
EMMCIO	Pin AC35 Pin AC36	1.8V Only	EMMCIO_1V8	VCC_1V8_50	1.8V
VCCI01	Pin H31	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCI02	Pin AK11 Pin AK10	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC_IO_SD	1.8V 1.8V/3.3V
VCCI04	Pin G27 G28 Pin G31	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_50 VCC_3V3_50	1.8V 1.8V
VCCI05	Pin AF35 AF36 Pin AC33 AC34	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_50 VCC_1V8_50	1.8V 1.8V
VCCI06	Pin AJ34 Pin AL33 AM33	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	1.8V 3.3V











YAPAY ZEKA TEK KART PC - ROCKCHIP RK3588S RK3588S (Power&Gnd) CPU_BIGO VDD_CPU_BIGO VDD_CPU_LIT_S0 CPU_LIT The caps between green line and U1000 should be placed under the U1000 package.Other caps should be placed close to the U1000 package



















Note


Caps of between dashed green lines and U1000 should be placed under the U1000 package





Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package










RK3588S (PCIE20/SATA30/USB30)



CLK Differential Pair: 100 Ohm±10% DATA Differential Pair: PCIE20: 85 Ohm±10% SATA30: 100 Ohm±10% USB30: 90ohm±10%

Note:

If not used: Signal:leave floating Power: Tie to VSS

Note

Caps of between dashed green lines and U1000 should be placed under the U1000 package

PCTe2.0 PHY

16162.61111							
Controller Name	Data & Clk	Garatanal GREO					
	CLK LANE	DATA LANE	Control GPIO				
PCIE20X1_1 RC	PCIE20 2 REFCLKP PCIE20 2 REFCLKN	PCIE20 2 TX PCIE20 2 TX	PCIE20X1 1 CLKREQ M* PCIE20X1 1 WAKEN M* PCIE20X1 1 PERSTN M* PCIE20X1 1 BUTTON RSTN				
PCIE20X1_2 RC	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TX PCIE20_0_RX	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN				

