

Revision History

For 2Gb/4Gb/8Gb LPDDR4 200ball FBGA Package

Revision	Details	Date
Rev 1.0	Initial Release	Aug 2020

Confidential - 1 of 64 - Rev. 1.0 Aug. 2020



1 Overview

The LPDDR4 SDRAM is organized as 1 or 2 channels per device, and individual channel is 8-banks and 16-bits. This product uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 16n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. This product offers fully synchronous operations referenced to both rising and falling edges of the clock. The data paths are internally pipelined and 16n bits prefetched to achieve very high bandwidth.

1.1 Features

The 2Gb/4Gb/8Gb LPDDR4 SDRAM offers the following key features:

- Configuration:
 - x32 for 2-channels per device (AS4C64M32MD4 , AS4C128M32MD4, AS4C256M32MD4)
 - x16 for 1-channel per device (AS4C128M16MD4, AS4C256M16MD4)
 - 8 internal banks per each channel
- On-Chip ECC:
 - Single-bit error correction (per 64-bits), which will maximize reliability
 - Optional ERR output signal per channel, which indicates ECC event occurrence
 - ECC Register, which controls ECC function
- Low-voltage Core and I/O Power Supplies:
 - $-V_{DD2}/V_{DDQ} = 1.06-1.17V, V_{DD1} = 1.70-1.95V$
- LVSTL(Low Voltage Swing Terminated Logic) I/O Interface
- Internal VREF and VREF Training
- Dynamic ODT:
 - DQ ODT :VSSQ Termination
 - CA ODT :VSS Termination
- Selectable output drive strength (DS)
- Max. Clock Frequency: 1.6GHz (3.2Gbps for one channel)
- 16-bit Pre-fetch DDR data bus
- Single data rate (multiple cycles) command/address bus

- Bidirectional/differential data strobe per byte of data (DQS, DQS)
- DMI pin support for write data masking and DBI functionality
- Programmable READ and WRITE latencies (RL/WL)
- Programmable and on-the-fly burst lengths (BL =16, 32)
- Support non-targert DRAM ODT control
- Directed per-bank refresh for concurrent bank operation and ease of command scheduling
- ZQ Calibration
- Operation Temperature:
 - Automotive A2 (T_C = -40°C to 105°C)
- On-chip temperature sensor to control self refresh rate
- On-chip temperature sensor whose status can be read from MR4
- RoHS-compliant, "green" packaging
- Package:

2Gb/4Gb : 200 ball FBGA (10mm x 14.5mm x 0.8mm) 8Gb : 200 ball FBGA (10mm x 14.5mm x 1.1mm)

Table 1. Speed Grade Information

Speed Grade	Clock Frequency	RL	tCK (ns)
DDR4L-3200	1600MHz	28	0.625

^{*}Other clock frequencies/data rates supported; please refer to AC timing tables



1.2 Product List

Table 2 shows all possible products within the 2Gbit/4Gbit/8Gbit LPDDR4 SDRAM component generation. Availability depends on application needs.

Table2. Ordering Information for 2Gb/4Gb/8Gb LPDDR4

Product part No	Org	Temperature	Max Clock (MHz)	Package
AS4C128M16MD4-062BAN	128M x 16	Automotive -40°C to 105°C	1600	200-ball FBGA
AS4C128M32MD4-062BAN	128M x 32	Automotive -40°C to 105°C	1600	200-ball FBGA
AS4C256M16MD4-062BAN	256M x 16	Automotive -40°C to 105°C	1600	200-ball FBGA
AS4C256M32MD4-062BAN	256M x 32	Automotive -40°C to 105°C	1600	200-ball FBGA
AS4C64M32MD4-062BAN	64M x 32	Automotive -40°C to 105°C	1600	200-ball FBGA

Confidential - 3 of 64 - Rev. 1.0 Aug. 2020



1.3 Addressing

Table 4 - 2Gb/4Gb/8Gb LPDDR4 SDRAM Addressing

Memory Density		4Gb	4Gb	8Gb	2Gb	2Gb
Organizatio	n	x32	x16	x32	x32	x16
Number of	Channels	2	1	2	2	1
Density per	channel	2Gb	4Gb	4Gb	1Gb	2Gb
Configuration		16Mb x 16DQ x 8 banks x 2 channels	32Mb x 16DQ x 8 banks x 1 channel	32Mb x 16DQ x 8 banks x 2 channels	8Mb x 16DQ x 8 banks x 2 channels	16Mb x 16DQ x 8 banks x 1 channel
Number of	Banks (per Channel)	8	8	8	8	8
Array Pre-Fetch (Bits, per channel)		256	256	256	256	266
Number of	Rows (per channel)	16,384	32,768	32,768	8,192	16,384
Number of	Columns (fetch boundaries)	64	64	64	64	64
Page Size ((Bytes)	2,048	2,048	2048	2048	2048
Bank Addre	ess	BA0-BA2	BA0-BA2	BA0-BA2	BA0-BA2	BA0-BA2
X16	Row Addresses	R0-R13	R0-R14	R0-R14	R0-R12	R0-R13
	Column Addresses	C0-C9	C0-C9	C0-C9	C0-C9	C0-C9
Burst Starti	ng Address Boundary	64-bit	64-bit	64-bit	64-bit	64-bit

Confidential Rev. 1.0 Aug. 2020 - 4 of 64 -

NOTE 1 The lower two column addresses (C0 - C1) are assumed to be "zero" and are not transmitted on the CA bus. NOTE 2 Row and Column address values on the CA bus that are not used for a particular density be at valid logic levels.

NOTE 3 For non - binary memory densities, only half of the row address space is valid. When the MSB address bit is "HIGH", then the MSB - 1 address bit must be "LOW".

NOTE 4 The row address input which violates restriction described in note 3 may result in undefined or vendor specific behavior. Consult memory vendor for more information.



1.4 Package Block Diagram

Figure 1 - Dual Channel Package Block Diagram

Part number: AS4C64M32MD4 ,AS4C128M32MD4, AS4C256M32MD4





Figure 2 - Single Channel Package Block Diagram

Part number: AS4C128M16MD4, AS4C256M16MD4



Confidential - 5 of 64 - Rev. 1.0 Aug. 2020

11

ERR A

DQ8_A

DQ9 A

vss

DQ10_A

DQ11_A

NC

CA4 A

CA5_A

vss

vss

CA5_B

CA4_B

RESET_

DQ11_B

DQ10_B

vss

DQ9_B

DQ8_B

ERR_B

12

NC

NC

vss

V_{DDQ}

vss

 V_{DD1}

vss

 V_{DD2}

VSS

 V_{DD2}

 V_{DD2}

vss

 V_{DD2}

vss

 V_{DD1}

VSS

 V_{DDQ}

vss

NC

NC



1.5 Package Ballout

Figure 3 - 200-ball x32 Discrete Package, 0.80mm x 0.65mm using MO-311

. iguit	4		2			0.80mm Pitch	0	0	40
Α	1 NC	2 NC	3 VSS	4 V _{DD2}	5 ZQ0	6 7	8 NC	9 V _{DD2}	10 VSS
В	NC	DQ0_A	V _{DDQ}	DQ7_A	V _{DDQ}		V _{DDQ}	DQ15_A	V _{DDQ}
С	vss	DQ1 _A	DMI0_A	DQ6_A	vss		vss	DQ14_A	DMI1 _A
D	V_{DDQ}	vss	DQS0_T _A	vss	V_{DDQ}		V _{DDQ}	vss	DQS1_T _A
Е	vss	DQ2 _A	DQS0_C _A	DQ5_A	vss		vss	DQ13_A	DQS1_C _A
F	V _{DD1}	DQ3_A	V _{DDQ}	DQ4_A	V_{DD2}		V_{DD2}	DQ12_A	V _{DDQ}
G	vss	ODT_CA _A	vss	V _{DD1}	vss		vss	V _{DD1}	vss
н	V_{DD2}	CA0_A	NC	CS0_A	V_{DD2}		V_{DD2}	CA2 _A	CA3_A
J	vss	CA1_A	vss	CKE0_A	NC		CK_t_A	CK_ c_A	vss
K	V_{DD2}	vss	V_{DD2}	vss	NC		NC	vss	V_{DD2}
L M						-			
N	V_{DD2}	vss	V_{DD2}	vss	NC		NC	vss	V_{DD2}
Р	vss	CA1_B	vss	CKE0_B	NC		CK_t_B	CK_c_B	vss
R	V_{DD2}	CA0_B	NC	CS0_B	V_{DD2}		V_{DD2}	CA2_B	CA3_B
Т	vss	ODT_CA _B	vss	V _{DD1}	vss		vss	V _{DD1}	vss
U	V _{DD1}	DQ3_B	V _{DDQ}	DQ4_B	V_{DD2}		V_{DD2}	DQ12_B	V_{DDQ}
V	vss	DQ2_B	DQS0_C _B	DQ5_B	vss		vss	DQ13_B	DQS1_C _B
W	V _{DDQ}	vss	DQS0_T _B	vss	V _{DDQ}		V _{DDQ}	vss	DQS1_T _B
Υ	vss	DQ1_B	DMI0_B	DQ6_B	vss		vss	DQ14_B	DMI1_B
AA	NC	DQ0_B	V _{DDQ}	DQ7_B	V _{DDQ}		V _{DDQ}	DQ15_B	V _{DDQ}
AB	NC	NC	vss	V_{DD2}	vss		vss	V_{DD2}	vss

NOTE 1 0.8mm pitch (X-axis), 0.65mm pitch (Y-axis), 22 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT_CA_[x] balls are wired to ODT_CA_[x] pads of Rank 0 DRAM die. ODT_CA_[x] pads for other ranks (if present) are disabled in the package.

NOTE 4 Die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 5 11A and 11AB are optional ERR signals.

Confidential - 6 of 64 - Rev. 1.0 Aug. 2020



Figure 4 - 200-ball x16 Discrete Package, 0.80mm x 0.65mm using MO-311

5				3.,		0.80mm Pitch
	1	2	3	4	5	6 7 I
Α	NC	NC	VSS	V_{DD2}	ZQ0	
В	NC	DQ0_A	V _{DDQ}	DQ7_A	V _{DDQ}	
С	vss	DQ1_A	DMI0_A	DQ6_A	vss	
D	V _{DDQ}	vss	DQS0_T _A	vss	V _{DDQ}	
Е	vss	DQ2 _A	DQS0_C _A	DQ5_A	vss	
F	V _{DD1}	DQ3_A	V _{DDQ}	DQ4_A	V_{DD2}	
G	vss	ODT_CA _A	vss	V _{DD1}	vss	
Н	V_{DD2}	CA0_A	NC	CS0_A	V_{DD2}	
J	vss	CA1 _ A	vss	CKE0_A	NC	
K	V_{DD2}	vss	V_{DD2}	vss	NC	
L M						
N	V_{DD2}	vss	V_{DD2}	vss	NC	
Р	vss	NC	vss	NC	NC	
R	V_{DD2}	NC	NC	NC	V_{DD2}	
Т	vss	NC	vss	V _{DD1}	vss	
U	V _{DD1}	NC	V _{DDQ}	NC	V_{DD2}	
V	vss	NC	NC	NC	vss	
W	V _{DDQ}	vss	NC	vss	V _{DDQ}	
Υ	VSS	NC	NC	NC	vss	
AA	NC	NC	V _{DDQ}	NC	V_{DDQ}	
						i

8	9	10	11	12
NC	V_{DD2}	vss	ERR_A	NC
V_{DDQ}	DQ15_A	V _{DDQ}	DQ8_A	NC
vss	DQ14_A	DMI1 _A	DQ9_A	vss
V _{DDQ}	vss	DQS1_T _A	vss	V_{DDQ}
vss	DQ13_A	DQS1_C _A	DQ10_A	vss
V_{DD2}	DQ12_A	V _{DDQ}	DQ11 _A	V _{DD1}
vss	V _{DD1}	vss	NC	vss
V_{DD2}	CA2_A	CA3_A	CA4_A	V_{DD2}
CK_t_A	CK_ c_A	vss	CA5_A	vss
NC	vss	V_{DD2}	vss	V_{DD2}

NC	vss	V _{DD2}	vss	V _{DD2}
NC	NC	vss	NC	vss
V _{DD2}	NC	NC	NC	V _{DD2}
vss	V _{DD1}	vss	RESET_ n	vss
V _{DD2}	NC	V _{DDQ}	NC	V _{DD1}
VSS	NC	NC	NC	vss
V _{DDQ}	vss	NC	vss	V _{DDQ}
vss	NC	NC	NC	vss
V DDQ	NC	V DDQ	NC	NC
vss	V _{DD2}	vss	NC	NC

vss

NC

NC

AΒ

vss

 V_{DD2}

Confidential - 7 of 64 -Rev. 1.0 Aug. 2020

NOTE 1 0.8mm pitch (X-axis), 0.65mm pitch (Y-axis), 22 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT_CA_[x] balls are wired to ODT_CA_[x] pads of Rank 0 DRAM die. ODT_CA_[x] pads for other ranks (if present) are disabled in the package.

NOTE 4 Die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 5 11A is optional ERR signal.



1.6 Pin Functional Description

Table 5 - Pin Functional Description

Symbol	Туре	Function			
CK_t_A, CK_c_A, CK_t_B, CK_c_B	Input	Clock: CK_t and CK_c are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to CK. Each channel (A & B) has its own clock pair.			
CKE_A CKE_B	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is part of the command code. Each channel (A & B) has its own CKE signal.			
CS_A CS_B	Input	Chip Select: CS is part of the command code. Each channel (A & B) has its own CS signal.			
CA[5:0]_A CA[5:0]_B	Input	Command/Address Inputs: CA signals provide the Command and Address inputs according to the Command Truth Table. Each channel (A&B) has its own CA signals.			
ODT_CA_A ODT_CA_B	Input	CA ODT Control: The ODT_CA pin is used in conjunction with the Mode Register to turn on/off the On-Die-Termination for CA pins.			
DQ[15:0]_A, DQ[15:0]_B	I/O	Data Input/Output: Bi-direction data bus.			
DQS[1:0]_t_A, DQS[1:0]_c_A, DQS[1:0]_t_B, DQS[1:0]_c_B	I/O	Data Strobe: DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and must arrive prior to Data. Each byte of data has a Data Strobe signal pair. Each channel (A & B) has its own DQS strobes.			
DMI[1:0]_A, DMI[1:0]_B	I/O	Data Mask Inversion: DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. Each channel (A & B) has its own DMI signals. This signal is also used along with the DQ signals to provide write data masking information to the DRAM. The DMI pin function - Data Inversion or Data mask - depends on Mode Register setting.			
ZQ	Refere nce	Calibration Reference: Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to V_{DDQ} through a $240\Omega \pm 1\%$ resistor.			
$V_{DDQ}, \ V_{DD1}, \ V_{DD2}$	Supply	Power Supplies: Isolated on the die for improved noise immunity.			
VSS, VSSQ	GND	Ground Reference: Power supply ground reference.			
RESET_n	Input	RESET: When asserted LOW, the RESET_n signal resets all channels of the die. There is one RESET_n pad per die.			

NOTE 1 "_A" and "_B" indicate DRAM channel "_A" pads are present in all devices. "_B" pads are present in dual channel SDRAM devices only.

Confidential - 8 of 64 - Rev. 1.0 Aug. 2020



1.7 Power-up, Initialization and Power-off Procedure

For power-up and reset initialization, in order to prevent DRAM from functioning improperly, default values of the following MR settings are defined as **Table 6**.

Table 6 - MRS defaults settings

Item	MRS	Default Setting	Description
FSP-OP/WR	MR13 OP[7:6]	00 _B	FSP-OP/WR[0] are enabled
WLS	MR2 OP[6]	0 _B	Write Latency Set 0 is selected
WL	MR2 OP[5:3]	000 _B	WL = 4
RL	MR2 OP[2:0]	000 _B	RL = 6, nRTP=8
nWR	MR1 OP[6:4]	000 _B	nWR = 6
DBI-WR/RD	MR3 OP[7:6]	00 _B	Write & Read DBI are disabled
CA ODT	MR11 OP[6:4]	000 _B	CA ODT is disabled
DQ ODT	MR11 OP[2:0]	000 _B	DQ ODT is disabled
V _{REF} (CA) Setting	MR12 OP[6]	1 _B	V _{REF} (CA) Range[1] enabled
V _{REF} (CA) Value	MR12 OP[5:0]	001101 _B	Range1 : 27.2% of V _{DD2}
V _{REF} (DQ) Setting	MR14 OP[6]	1 _B	V _{REF} (DQ) Range[1] enabled
V _{REF} (DQ) Value	MR14 OP[5:0]	001101 _B	Range1 : 27.2% of V _{DDQ}

1.7.1 Voltage Ramp and Device Initialization

The following sequence shall be used to power up the LPDDR4 device. Unless specified otherwise, these steps are mandatory. Note that the power-up sequence of all channels must proceed simultaneously.

While applying power (after Ta), RESET_n is recommended to be LOW (≤0.2 x V_{DD2}) and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while RESET_n is held LOW. Power supply voltage ramp requirements are provided in Table 7. V_{DD1} must ramp at the same time or earlier than V_{DD2}. V_{DD2} must ramp at the same time or earlier than V_{DDQ}.

Table 7 - Voltage Ramp Conditions

After	Applicable Conditions
To in wandhad	V _{DD1} must be greater than V _{DD2}
Ta is reached	V _{DD2} must be greater than V _{DDQ} - 200 mV

NOTE 1 Ta is the point when any power supply first reaches 300 mV.

NOTE 2 Voltage ramp conditions in Table 8 apply between Ta and power-off (controlled or uncontrolled).

NOTE 3 Tb is the point at which all supply and reference voltages are within their defined ranges.


NOTE 4 Power ramp duration tINIT0 (Tb-Ta) must not exceed 20ms.

NOTE 5 The voltage difference between any of V_{SS} and V_{SSQ} pins must not excess 100 mV.

- 2. Following the completion of the voltage ramp (Tb), RESET_n must be maintained LOW. DQ, DMI, DQS_t and DQS_c voltage levels must be between V_{SSQ} and V_{DDQ} during voltage ramp to avoid latch- up. CKE, CK_t, CK_c, CS_n and CA input levels must be between V_{SS} and V_{DD2} during voltage ramp to avoid latch-up.
- 3. Beginning at Tb, RESET_n must remain LOW for at least tINIT1(Tc), after which RESET_n can be deasserted to HIGH(Tc). At least 10ns before RESET_n de-assertion, CKE is required to be set LOW. All other input signals are "Don't Care".

Confidential - 9 of 64 - Rev. 1.0 Aug. 2020





1.7.1 Voltage Ramp and Device Initialization (cont'd)

NOTES:1. Training is optional and may be done at the system architects discretion. The training sequence after ZQ_CALLatch(Th, Sequence7~9) in Figure 5 is simplified recommendation and actual training sequence may vary depending on systems.

Figure 5 - Power Ramp and Initialization Sequence

- 4. After RESET_n is de-asserted(Tc), wait at least tINIT3 before activating CKE. Clock(CK_t,CK_c) is required to be started and stabilized for tINIT4 before CKE goes active(Td). CS is required to be maintained LOW when controller activates CKE.
- 5. After setting CKE high, wait minimum of tINIT5 to issue any MRR or MRW commands(Te). For both MRR and MRW commands, the clock frequency must be within the range defined for tCKb. Some AC parameters (for example, tDQSCK) could have relaxed timings (such as tDQSCKb) before the system is appropriately configured.
- 6. After completing all MRW commands to set the Pull-up, Pull-down and Rx termination values, the DRAM controller can issue ZQCAL Start command to the memory(Tf). This command is used to calibrate VOH level and output impedance over process, voltage and temperature. In systems where more than one LPDDR4 DRAM devices share one external ZQ resistor, the controller must not overlap the ZQ calibration sequence of each LPDDR4 device. ZQ calibration sequence is completed after tZQCAL (Tg) and the ZQCAL Latch command must be issued to update the DQ drivers and DQ+CA ODT to the calibrated values.
- 7. After tZQLAT is satisfied (Th) the command bus (internal VREF(CA), CS, and CA) should be trained for high-speed operation by issuing an MRW command (Command Bus Training Mode). This command is used to calibrate the device's internal VREF and align CS/CA with CK for high-speed operation. The LPDDR4 device will power-up with receivers configured for low-speed operations, and VREF(CA) set to a default factory setting. Normal device operation at clock speeds higher than tCKb may not be possible until command bus training has been completed.
 - NOTE The command bus training MRW command uses the CA bus as inputs for the calibration data stream, and outputs the results asynchronously on the DQ bus. See 4.29, (item 1.), MRW for information on how to enter/exit the training mode.
- 8. After command bus training, DRAM controller must perform write leveling. Write leveling mode is enabled when MR2 OP[7] is high (Ti). See 4.31, Mode Register Write-WR Leveling Mode, for detailed description of write leveling entry and exit sequence. In write leveling mode, the DRAM controller adjusts write DQS_t/_c timing to the point where the LPDDR4 device recognizes the start of write DQ data burst with desired write latency.
- 9. After write leveling, the DQ Bus (internal VREF(DQ), DQS, and DQ) should be trained for high-speed operation using the MPC training commands and by issuing MRW commands to adjust VREF(DQ)(Tj). The LPDDR4 device will power-up with receivers configured for low-speed operations and VREF(DQ) set to a default factory setting. Normal device operation at clock speeds higher than tCKb should not be attempted until DQ Bus training has been completed. The MPC Read Calibration command is used together with MPC FIFO Write/Read commands to train

Confidential - 10 of 64 - Rev. 1.0 Aug. 2020



DQ bus without disturbing the memory array contents. See DQ Bus Training section for detailed DQ Bus Training sequence.

10. At Tk the LPDDR4 device is ready for normal operation, and is ready to accept any valid command. Any more registers that have not previously been set up for normal operation should be written at this time.

Table 8 - Initialization Timing Parameters

Doromotor	Value)	Unit	Comment
Parameter	Min	Max	Unit	Comment
tINIT0	-	20	ms	Maximum voltage-ramp time
tINIT1	200	-	us	Minimum RESET_n LOW time after completion of voltage ramp
tINIT2	10	-	ns	Minimum CKE low time before RESET_n high
tINIT3	2	-	ms	Minimum CKE low time after RESET_n high
tINIT4	5	ı	tCK	Minimum stable clock before first CKE high
tINIT5	2	ı	us	Minimum idle time before first MRW/MRR command
tZQCAL	1	-	us	ZQ calibration time
tZQLAT	Max(30ns, 8tCK)	-	ns	ZQCAL latch quiet time.
tCKb	Note *1,2	Note *1,2	ns	Clock cycle time during boot

NOTE 1 Min tCKb guaranteed by DRAM test is 18 ns.

NOTE 2 The system may boot at a higher frequency than dictated by min tCKb. The higher boot frequency is system dependent.

1.7.2 Reset Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization.

- 1. Assert RESET_n below 0.2 x V_{DD2} anytime when reset is needed. RESET_n needs to be maintained for minimum tPW RESET. CKE must be pulled LOW at least 10 ns before de-asserting RESET n.
- 2. Repeat steps 4 to 10 in1.6.1.

Table 9 - Reset Timing Parameter

Parameter	Va	lue	Unit	Comment
- aramotor	Min	Max		- Commont
tPW_RESET	100	-	ns	Minimum RESET_n low Time for Reset Initialization with stable power

1.7.3 Power-off Sequence

The following procedure is required to power off the device.

While powering off, CKE must be held LOW (0.2 X V_{DD2}) and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while CKE is held LOW. DQ, DMI, DQS_t and DQS_c voltage levels must be between V_{SSQ} and V_{DDQ} during voltage ramp to avoid latch-up. RESET_n, CK_t, CK_c, CS and CA input levels must be between V_{SS} and V_{DD2} during voltage ramp to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified.

Tz is the point where all power supplies are below 300mV. After Tz, the device is powered off.

Table 10 - Power Supply Conditions

After	Applicable Conditions
Tx and Tz	V _{DD1} must be greater than V _{DD2}
TX dilid 12	V _{DD2} must be greater than V _{DDQ} - 200 mV

The voltage difference between any of VSS, VSSQ pins must not exceed 100 mV.

Confidential - 11 of 64 - Rev. 1.0 Aug. 2020



1.7.4 Uncontrolled Power-off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power supply current capacity must be at zero, except any static charge remaining in the system.

After Tz (the point at which all power supplies first reach 300mV), the device must power off. During this period the relative voltage between power supplies is uncontrolled. VDD1 and VDD2 must decrease with a slope lower than 0.5 V/µs between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

Table 11 - Timing Parameters Power Off

	Va	lue		
Symbol	Min	Max	Unit	Comment
tPOFF	-	2	s	Maximum Power-off ramp item

Confidential - 12 of 64 - Rev. 1.0 Aug. 2020



1.8 Mode Register Definition

Table 12 shows the mode registers for LPDDR4 SDRAM. Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written. A Mode Register Read command is used to read a mode register. A Mode Register Write command is used to write a mode register.

Table 12 - Mode Register Assignment in LPDDR4 SDRAM

MR#	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]						
0	CATR	RFU	RFU	RZ	ZQI	RFU	RFU	Refresh mode						
1	RPST		nWR (f	or AP)	RD-PRE	WR-PRE		BL						
2	WR Lev	WLS		WL			RL							
3	DBI-WR	DBI-RD		PDDS		PPRP	WR PST	PU-CAL						
4	TUF	Ther	mal Offset	PPRE	SR Abort		Refr	esh Rate						
5					Manufacturer I	D								
6					ision ID-1									
7					ision ID-2		Т	_						
8	IO W	/idth			nsity			Туре						
9				•	cific Test Regi	ster		70.5						
10	55.		04.007	RFU		T	DO 007	ZQ-Reset						
11	RFU	\(\partial\)	CA ODT		RFU		DQ ODT							
12	RFU	VR-CA				EF(CA)								
13	FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT						
14	RFU	VR(dq)		5		EF(DQ)								
15	Lower-Byte Invert Register for DQ Calibration PASR Bank Mask													
16														
17					egment Mask ator Count - L	20								
18 19					ator Count - La									
20			Unnor		egister for DQ									
21			Opper-		RFU	Calibration								
22	RF	11	ODTD-CA	ODTE-CS	ODTE-CK		SOC ODT	-						
23	10				mer run time s	l settina	000 001							
					Unlimited									
24	TRR Mode	1	RR Mode BA	n	MAC		MAC Valu	e						
25				PPR	Resource									
26					RFU									
27					RFU									
28					RFU									
29					RFU									
30			Res	erved for testi	ng - SDRAM v	vill ignore								
31					RFU									
32			D Ca		ern "A" (defau	It = 5AH)								
33					C control									
34					error count									
35														
36														
37														
38 39			Door		ng - SDRAM v	vill ignoro								
40					ng - SDRAM v ern "B" (defau	-								
40			D Ca	andradon Patt	eni b (deiau	ıı – 3UH)								

Confidential - 13 of 64 - Rev. 1.0 Aug. 2020



MR0 Register Information (MA[5:0] = 00_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
CATR	RFU	RFU	RZ	ZQI	RFU	Latency Mode	Refresh mode

Function	Register Type	Operand	Data	Notes
Refresh mode		OP[0]	0B : Both legacy & modified refresh mode supported 1B : Only modified refresh mode supported	
Latency Mode	Read-only	OP[1]	0B : Device supports normal latency 1B : Device supports byte mode latency	6,7
RZQI (Built-in Self-Test for RZQ)	Troud only	OP[4:3]	 00B: RZQ Self-Test Not Supported 01B: ZQ pin may connect to VSSQ or float 10B: ZQ-pin may short to VDDQ 11B: ZQ-pin Self-Test Completed, no error condition detected (ZQ-pin may not connect to VSSQ or float, nor short to VDDQ) 	1,2,3,4
CATR (CA Terminating Rank)		OP[7]	0 _B : CA for this rank is not terminated 1 _B : Vendor specific	5

NOTE 1: RZQI MR value, if supported, will be valid after the following sequence:

- a. Completion of MPC ZQCAL Start command to either channel.
- b. Completion of MPC ZQCAL Latch command to either channel then tZQLAT is satisfied. RZQI value will be lost after Reset.

NOTE 2: If the ZQ-pin is connected to V_{SSQ} to set default calibration, OP[4:3] shall be set to 01_B . If the ZQ-pin is not connected to V_{SSQ} , either OP[4:3] = 01_B or OP[4:3] = 10_B might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.

NOTE 3: In the case of possible assembly error, the LPDDR4-SDRAM device will default to factory trim settings for RON, and will ignore ZQ Calibration commands. In either case, the device may not function as intended.

NOTE 4: If ZQ Self-Test returns OP[4:3] = 11_B , the device has detected a resistor connected to the ZQ-pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e., $240\Omega \pm 1\%$).

NOTE 5: CATR functionality is Vendor specific. CATR can either indicate the connection status of the ODTCA pad for the die or whether CA for the rank is terminated. Consult the vendor device datasheet for details.

NOTE 6: See byte mode addendum spec for byte mode latency details.

NOTE 7: Byte mode latency for 2Ch. x16 device is only allowed when it is stacked in a same package with byte mode device.

Confidential - 14 of 64 - Rev. 1.0 Aug. 2020



MR1 Register Information (MA[5:0] = 01_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RPST		nWR (1	for AP)	RD-PRE	WR-PRE	I	BL

Function	Register Type	Operand	Data	Notes
BL (Burst Length)		OP[1:0]	00B: BL=16 Sequential (default) 01B: BL=32 Sequential 10B: BL=16 or 32 Sequential (on-the-fly)	1,7
WR-PRE (WR Pre-amble Length)	_	OP[2]	All Others: Reserved 0B: Reserved 1B: WR Pre-amble = 2*tCK	5,6
RD-PRE (RD Pre-amble Type)		OP[3]	0 _B : RD Pre-amble = Static (default) 1 _B : RD Pre-amble = Toggle	3,5,6
nWR (Write-Recovery for Auto- Precharge commands)	Write-only	OP[6:4]	000B: nWR = 6 (default) 001B: nWR = 10 010B: nWR = 16 011B: nWR = 20 100B: nWR = 24 101B: nWR = 30 110B: nWR = 34 111B: nWR = 40	2,5,6
RPST (RD Post-Amble Length)		OP[7]	0 _B : RD Post-amble = 0.5*tCK (default) 1 _B : RD Post-amble = 1.5*tCK	4,5,6

NOTE 1: Burst length on-the-fly can be set to either BL=16 or BL=32 by setting the "BL" bit in the command operands. See the Command Truth Table.

NOTE 2: The programmed value of nWR is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (auto-precharge) enabled. (Ref. See Latency Code Frequency Table for allowable Frequency Ranges for RL/WL/nWR, available in next revision of this document.)

NOTE 3: For Read operations this bit must be set to select between a "toggling" pre-amble and a "Non-toggling" Pre-amble. See 4.5, Read Preamble and Postamble, for a drawing of each type of pre-amble.

NOTE 4: OP[7] provides an optional READ post-amble with an additional rising and falling edge of DQS_t. The optional postamble cycle is provided for the benefit of certain memory controllers.

NOTE 5: There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.

NOTE 6: There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

NOTE 7: Supporting the two physical registers for Burst Length: MR1 OP[1:0] as optional feature. Applications requiring support of both vendor options shall assure that both FSP-OP[0] and FSP-OP[1] are set to the same code. Refer to vendor datasheets for detail.

Confidential - 15 of 64 - Rev. 1.0 Aug. 2020



Table 13 - Burst Sequence for READ

Burst	Burst	C4	СЗ	C2	C1	CO												Bur	st Cy	cle N	umbe	r and	Burs	t Add	ress (Sequ	ence											
Length	Type	0.1	•	01	•	,	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
		٧	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F																
40	050	٧	0	1	0	0	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3																
16	SEQ	٧	1	0	0	0	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7																
		٧	1	1	0	0	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В																
		0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F
		0	0	1	0	0	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13
		0	1	0	0	0	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17
32	SEQ	0	1	1	0	0	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B
32	SEQ	1	0	0	0	0	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
		1	0	1	0	0	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3
		1	1	0	0	0	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7
		1	1	1	0	0	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B	C	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В

NOTE 1: C0-C1 are assumed to be '0', and are not transmitted on the command bus.

NOTE 2: The starting burst address is on 64-bit (4n) boundaries.

Table 14 - Burst Sequence for Write

Burst	Burst	C4	СЗ	C2	C1	CO												Burs	t Cyc	le Nu	mber	and	Burst	Add	ress S	Seque	ence											
Length	Type	-	,	02	٥.		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16	SEQ	٧	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	C	D	Е	F		_										Ī				
32	SEQ	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	C	D	Е	Ŧ	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F

NOTE 1: C0-C1 are assumed to be '0', and are not transmitted on the command bus.

NOTE 2: The starting address is on 256-bit (16n) boundaries for Burst length 16.

NOTE 3: The starting address is on 512-bit (32n) boundaries for Burst length 32.

NOTE 4: C2-C3 shall be set to '0' for all Write operations.



MR2 Register Information (MA[5:0] = 02_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
WR Lev	WLS		WL			RL	

Function	Register Type	Operand	Data	Notes
RL (Read latency)		OP[2:0]	RL & nRTP for DBI-RD Disabled (MR3 OP[6]=0B) 000B: RL=6, nRTP = 8 (Default) 001B: RL=10, nRTP = 8 010B: RL=14, nRTP = 8 011B: RL=20, nRTP = 8 100B: RL=24, nRTP = 10 101B: RL=28, nRTP = 12 110B: RL=32, nRTP = 14 111B: RL=36, nRTP = 16 RL & nRTP for DBI-RD Enabled (MR3 OP[6]=1B) 000B: RL=6, nRTP = 8 001B: RL=12, nRTP = 8 010B: RL=16, nRTP = 8 011B: RL=22, nRTP = 8 100B: RL=28, nRTP = 10 101B: RL=32, nRTP = 12 110B: RL=36, nRTP = 14	1,3,4
WL (Write latency)	Write-only	OP[5:3]	111B: RL=40, nRTP = 16 WL Set "A" (MR2 OP[6]=0B) 000B: WL=4 (Default) 001B: WL=6 010B: WL=8 011B: WL=10 100B: WL=12 101B: WL=14 110B: WL=16 111B: WL=18 WL Set "B" (MR2 OP[6]=1B) 000B: WL=4 001B: WL=8 010B: WL=12 011B: WL=18 100B: WL=12 011B: WL=18 110B: WL=18	1,3,4
WLS (Write Latency Set)		OP[6]	0B: WL Set "A" (default) 1B: WL Set "B"	1,3,4
WR LEV (Write Leveling)		OP[7]	0B: Disabled (default) 1B: Enabled	2

Confidential - 17 of 64 - Rev. 1.0 Aug. 2020





Notes:

- 1. (Ref. See Latency Code Frequency Table for allowable Frequency Ranges for RL/WL/nWR/nRTP, available in next revision of this document).
- 2. After a MRW to set the Write Leveling Enable bit (OP[7]=1B), the LPDDR4-SDRAM device remains in the MRW state until another MRW command clears the bit (OP[7]=0B). No other commands are allowed until the Write Leveling Enable bit is cleared.
- 3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 4. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

Confidential - 18 of 64 - Rev. 1.0 Aug. 2020



MR3 Register Information (MA[5:0] = 03_{H})

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DBI-WR	DBI-RD		PDDS		PPRP	WR PST	PU-CAL

Function	Register Type	Operand	Data	Notes
PU-Cal (Pull-up Calibration Point)		OP[0]	0 _B : V _{DDQ} /2.5 1 _B : V _{DDQ} /3 (default)	1,4
WR PST(WR Post-Amble Length)		OP[1]	0B: WR Post-amble = 0.5*tCK (default) 1B: WR Post-amble = 1.5*tCK(Vendor specific function)	2,3,5
Post Package Repair Protection		OP[2]	0B: PPR protection disabled (default) 1B: PPR protection enabled	6
PDDS (Pull-Down Drive Strength)	Write-only	OP[5:3]	000B: RFU 001B: RZQ/1 010B: RZQ/2 011B: RZQ/3 100B: RZQ/4 101B: RZQ/5 110B: RZQ/6 (default) 111B: Reserved	1,2,3
DBI-RD (DBI-Read Enable)		OP[6]	0B: Disabled (default) 1B: Enabled	2,3
DBI-WR (DBI-Write Enable)		OP[7]	0 _B : Disabled (default) 1 _B : Enabled	2,3

Notes:

- 1. All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.
- 2. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 4. For dual channel devices, PU-CAL setting is required as the same value for both Ch.A and Ch.B before issuing ZQ Cal start command.
- 5. Refer to the supplier data sheet for vender specific function. 1.5*tCK apply > 1.6GHz clock.
- 6. If MR3 OP[2] is set to 1b then PPR protection mode is enabled. The PPR Protection bit is a sticky bit and can only be set to 0b by a power on reset.

 MR4 OP[4] controls entry to PPR Mode. If PPR protection is enabled then DRAM will not allow writing of 1 to

MR4 OP[4] controls entry to PPR Mode. If PPR protection is enabled then DRAM will not allow writing of 1 to MR4 OP[4].

Confidential - 19 of 64 - Rev. 1.0 Aug. 2020



MR4 Register Information (MA[5:0] = 04_{H})

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
TUF	Therma	Offset	PPRE	SR Abort		Refresh Ra	ate

Function	Register Type	Operand	Data	Notes
Refresh Rate	Read	OP[2:0]	000B: SDRAM Low temperature operating limit exceeded 001B: 4x refresh 010B: 2x refresh 011B: 1x refresh (default) 100B: 0.5x refresh 101B: 0.25x refresh, no de-rating 110B: 0.25x refresh, with de-rating 111B: SDRAM High temperature operating limit exceeded	1,2,3,4, 7,8,9
SR Abort (Self Refresh Abort)	vvnle OP[3]		0 _B : Disable (default) 1 _B : Enable	9,11
PPRE (Post-package repair entry/exit)	Write	OP[4]	0 _B : Exit PPR mode (default) 1 _B : Enter PPR mode	5,9
Thermal Offset (Vender Specific Function)	Write	OP[6:5]	00B: No offset, 0~5 C gradient (default) 01B: 5°C offset, 5~10°C gradient 10B: 10°C offset, 10~15°C gradient 11B: Reserved	10
TUF (Temperature Update Flag)	Read	0B: No change in OP[2:0] since last MR4 read (default)		6,7,8

Notes:

- 1. The refresh rate for each MR4-OP[2:0] setting applies to tREFI, tREFIpb, and tREFW. OP[2:0]=011B corresponds to a device temperature of 85 °C. Other values require either a longer (2x, 4x) refresh interval at lower temperatures, or a shorter (0.5x, 0.25x) refresh interval at higher temperatures. If OP[2]=1B, the device temperature is greater than 85 °C.
- 2. At higher temperatures (>85 °C), AC timing derating may be required. If derating is required the LPDDR4-SDRAM will set OP[2:0]=110B.
- 3. DRAM vendors may or may not report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that their device will work at any temperature within the range using the refresh interval requested by their device.
- 4. The device may not operate properly when OP[2:0]=000B or 111B.
- 5. Post-package repair can be entered or exited by writing to OP[4].
- 6. When OP[7]=1, the refresh rate reported in OP[2:0] has changed since the last MR4 read. A mode register read from MR4 will reset OP[7] to '0'.
- 7. OP[7] = 0 at power-up. OP[2:0] bits are valid after initialization sequence(Te).
- 8. See the section on "temperature Sensor" for information on the recommended frequency of reading MR4.
- 9. OP[6:3] bits that can be written in this register. All other bits will be ignored by the DRAM during a MRW to this register.
- 10. Refer to the supplier data sheet for vender specific function.
- 11. Self Refresh abort feature is available for higher density devices starting with 12Gb device.

Confidential - 20 of 64 - Rev. 1.0 Aug. 2020



MR5 Register Information (MA[5:0] = 05_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]		
	LPDDR4 Manufacturer ID								

Function	Register Type	Operand	Data	Function
Manufacturer ID	Read-Only	OP[7:0]	0101 0010: Alliance Memory Inc All Others: Reserved	Manufacturer ID

MR6 Register Information (MA[7:0] = 06_{H})

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
			Rev	ision ID-1			

Function	Register Type	Operand	Data	Notes
LPDDR4 Revision ID-1	Read-only	OP[7:0]	00000000B: A-version 00000001B: B-version	1

NOTE 1 MR6 is vendor specific.

MR7 Register Information (MA[7:0] = 07_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]	
			Rev	ision ID-2				

Function	Register Type	Operand	Data	Notes
LPDDR4 Revision ID-2	Read-only	OP[7:0]	00000000B: A-version 00000001B: B-version	1

NOTE 1 MR7 is vendor specific.

Confidential - 21 of 64 - Rev. 1.0 Aug. 2020



MR8 Register Information (MA[5:0] = 08_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
IO W	'idth		Der	nsity			Туре

Function	Register Type	Operand	Data	Notes
Туре		OP[1:0]	00B: S16 SDRAM (16n pre-fetch) All Others: Reserved	
Density	Read-only	OP[5:2]	0000B: 4Gb dual channel die / 2Gb single channel die 0001B: 6Gb dual channel die / 3Gb single channel die 0010B: 8Gb dual channel die / 4Gb single channel die 0011B: 12Gb dual channel die / 6Gb single channel die 0100B: 16Gb dual channel die / 8Gb single channel die 0101B: 24Gb dual channel die / 12Gb single channel die 0110B: 32Gb dual channel die / 16Gb single channel die All Others: Reserved	
IO Width		OP[7:6]	00B: x16 (per channel) All Others: Reserved	

MR9 Register Information (MA[7:0] = 09_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]		
	Vendor Specific Test Register								

NOTE 1 Only 00_H should be written to this register.

MR10 Register Information (MA[7:0] = $0A_H$)

RFU						ZQ-Reset	
OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]

Function	Register Type	Operand	Data	Notes
ZQ-Reset	Write-only	OP[0]	0 _B : Normal Operation (Default) 1 _B : ZQ Reset	1,2

NOTE 1 ZQCal Timing Parameters for calibration latency and timing.

NOTE 2 If the ZQ-pin is connected to V_{DDQ} through R_{ZQ} , either the ZQ calibration function or default calibration (via ZQ-Reset) is supported. If the ZQ-pin is connected to V_{SS} , the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.

Confidential - 22 of 64 - Rev. 1.0 Aug. 2020



MR11 Register Information (MA[5:0] = $0B_H$)

	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DC	Q ODTnt		CA ODT		DQ ODTnt		DQ ODT	

Function	Register Type	Operand	Data	Notes
DQ ODT (DQ Bus Receiver On-Die- Termination)		OP[2:0]	000B: Disable (Default) 001B: RZQ/1 010B: RZQ/2 011B: RZQ/3 100B: RZQ/4 101B: RZQ/5 110B: RZQ/6 111B: RFU	1,2,3
DQ ODTnt (DQ Bus Receiver On-Die Termination for non-target DRAM)	Write-only	OP[7,3]	00B: Disable (Default) 01B: RZQ/3 10B: RZQ/5 11B: RZQ/6	1,2,3,4
CA ODT (CA Bus Receiver On-Die- Termination)		OP[6:4]	000B: Disable (Default) 001B: RZQ/1 010B: RZQ/2 011B: RZQ/3 100B: RZQ/4 101B: RZQ/5 110B: RZQ/6 111B: RZQ/6	1,2,3

NOTE 1: All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.

NOTE 2: There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.

NOTE 3: There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

NOTE 4: ODT for non-target DRAM is optional.

Confidential - 23 of 64 - Rev. 1.0 Aug. 2020



MR12 Register Information (MA[5:0] = 0C_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	VR-CA			V _R	REF(CA)		

Function	Register Type	Operand	Data	Notes
VREF(CA) (VREF(CA) Setting)	Read/ Write	OP[5:0]	000000B: Thru 110010B: See table below All Others: Reserved	1,2,3, 5,6
VR-CA (VREF(CA) Range)		OP[6]	0B: VREF(CA) Range[0] enabled 1B: VREF(CA) Range[1] enabled (default)	1,2,4, 5,6

NOTE 1: This register controls the $V_{REF}(CA)$ levels. Refer to **Table 15** - VREF Settings for Range[0] and Range[1] for actual voltage of $V_{REF}(CA)$.

NOTE 2: A read to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.

NOTE 3: A write to OP[5:0] sets the internal $V_{REF}(CA)$ level for FSP[0] when MR13 OP[6]=0_B, or sets FSP[1] when MR13 OP[6]=1_B. The time required for $V_{REF}(CA)$ to reach the set level depends on the step size from the current level to the new level. See the section on $V_{REF}(CA)$ training for more information.

NOTE 4: A write to OP[6] switches the LPDDR4-SDRAM between two internal $V_{REF}(CA)$ ranges. The range (Range[0] or Range[1]) must be selected when setting the $V_{REF}(CA)$ register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.

NOTE 5: There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.

NOTE 6: There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

Confidential - 24 of 64 - Rev. 1.0 Aug. 2020



Table 15 - VREF Settings for Range[0] and Range[1]

Function	Operand	Range[0]	Values (% of VDD2)	Range[1] \	Values (% of V _{DD2})	Notes
		000000B: 10.0%	011010B: 20.4%	000000B: 22.0%	011010B: 32.4%	
		000001 _B : 10.4%	011011 _B : 20.8%	000001B: 22.4%	011011 _B : 32.8%	
		000010B: 10.8%	011100B: 21.2%	000010B: 22.8%	011100B: 33.2%	
		000011B: 11.2%	011101B: 21.6%	000011B: 23.2%	011101B: 33.6%	
		000100B: 11.6%	011110B: 22.0%	000100B: 23.6%	011110B: 34.0%	
		000101B: 12.0%	011111B: 22.4%	000101B: 24.0%	011111B: 34.4%	
		000110B: 12.4%	100000B: 22.8%	000110B: 24.4%	100000B: 34.8%	
		000111 _B : 12.8%	100001 _B : 23.2%	000111 _B : 24.8%	100001 _B : 35.2%	
		001000B: 13.2%	100010B: 23.6%	001000B: 25.2%	100010B: 35.6%	
		001001B: 13.6%	100011B: 24.0%	001001B: 25.6%	100011B: 36.0%	
		001010 _B : 14.0%	100100 _B : 24.4%	001010 _B : 26.0%	100100 _B : 36.4%	
V_{REF}		001011B: 14.4%	100101 _B : 24.8%	001011B: 26.4%	100101B: 36.8%	
Settings		001100B: 14.8%	100110B: 25.2%	001100B: 26.8%	100110B: 37.2%	
for	OP[5:0]	001101B: 15.2%	100111 _B : 25.6%	001101 _B : 27.2% (Default)	100111B: 37.6%	1,2,3
MR12		001110 _B : 15.6%	101000 _B : 26.0%	001110 _B : 27.6%	101000 _B : 38.0%	
		001111B: 16.0%	101001B: 26.4%	001111B: 28.0%	101001B: 38.4%	
		010000B: 16.4%	101010 _B : 26.8%	010000B: 28.4%	101010B: 38.8%	
		010001B: 16.8%	101011 _B : 27.2%	010001B: 28.8%	101011B: 39.2%	
		010010B: 17.2%	101100B: 27.6%	010010B: 29.2%	101100B: 39.6%	
		010011B: 17.6%	101101 _B : 28.0%	010011B: 29.6%	101101B: 40.0%	
		010100B: 18.0%	101110 _B : 28.4%	010100B: 30.0%	101110B: 40.4%	
		010101B: 18.4%	101111 _B : 28.8%	010101B: 30.4%	101111B: 40.8%	
		010110B: 18.8%	110000B: 29.2%	010110B: 30.8%	110000B: 41.2%	
		010111B: 19.2%	110001B: 29.6%	010111B: 31.2%	110001B: 41.6%	-
	(011000B: 19.6%	110010B: 30.0%	011000B: 31.6%	110010B: 42.0%	
		011001B: 20.0%	All Others: Reserved	011001B: 32.0%	All Others: Reserved	

NOTE 1 These values may be used for MR12 OP[5:0] to set the V_{REF}(CA) levels in the LPDDR4-SDRAM.

NOTE 2 The range may be selected in the MR12 register by setting OP[6] appropriately.

NOTE 3 The MR12 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high frequency setting which may use different terminations values.

Confidential - 25 of 64 - Rev. 1.0 Aug. 2020



MR13 Register Information (MA[5:0] = $0D_H$)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT

Function	Register Type	Operand	Data	Notes
CBT (Command Bus Training)		OP[0]	0B: Normal Operation (default) 1B: Command Bus Training Mode Enabled	1
RPT (Read Preamble Training Mode)		OP[1]	0B : Disable (default) 1B : Enable	
VRO (VREF Output)		OP[2]	0 _B : Normal operation (default) 1 _B : Output the V _{REF} (CA) and V _{REF} (DQ) values on DQ bits	2
VRCG (VREF Current Generator)	Write-only	OP[3]	0 _B : Normal Operation (default) 1 _B : V _{REF} Fast Response (high current) mode	3
RRO Refresh rate option		OP[4]	0B: Disable codes 001 and 010 in MR4 OP[2:0] 1B: Enable all codes in MR4 OP[2:0]	4, 5
DMD (Data Mask Disable)		OP[5]	0 _B : Data Mask Operation Enabled (default) 1 _B : Data Mask Operation Disabled	6
FSP-WR (Frequency Set Point Write/Read)		OP[6]	0B: Frequency-Set-Point[0] (default) 1B: Frequency-Set-Point [1]	7
FSP-OP (Frequency Set Point Operation Mode)		OP[7]	0B: Frequency-Set-Point[0] (default) 1B: Frequency-Set-Point [1]	8

Notes:

- 1. A write to set OP[0]=1 causes the LPDDR4-SDRAM to enter the Command Bus Training mode. When OP[0]=1 and CKE goes LOW, commands are ignored and the contents of CA[5:0] are mapped to the DQ bus. CKE must be brought HIGH before doing a MRW to clear this bit (OP[0]=0) and return to normal operation. See the Command Bus Training section for more information.
- 2. When set, the LPDDR4-SDRAM will output the VREF(CA) and VREF(D) voltages on D pins. Only the "active" frequency-set-point, as defined by MR13 OP[7], will be output on the DQ pins. This function allows an external test system to measure the internal VREF levels. The DQ pins used for VREF output are vendor specific.
- 3. When OP[3]=1, the VREF circuit uses a high-current mode to improve VREF settling time.
- 4. MR13 OP4 RRO bit is valid only when MR0 OP0 = 1. For LPDDR4 devices with MR0 OP0 = 0, MR4 OP[2:0] bits are not dependent on MR13 OP4.
- 5. When OP[4] = 0, only 001b and 010b in MR4 OP[2:0] are disabled. LPDDR4 devices must report 011b instead of 001b or 010b in this case. Controller should follow the refresh mode reported by MR4 OP[2:0], regardless of RRO setting. TCSR function does not depend on RRO setting.
- 6. When enabled (OP[5]=0B) data masking is enabled for the device. When disabled (OP[5]=1B), masked write command is illegal. See 4.16, LPDDR4 Data Mask (DM) and Data Bus Inversion (DBIdc) Function.
- 7. FSP-WR determines which frequency-set-point registers are accessed with MRW commands for the following functions such as VREF(CA) Setting, VREF(CA) Range, VREF(DQ) Setting, VREF(DQ) Range. For more information, refer to 4.30, Frequency Set Point.
- 8. FSP-OP determines which frequency-set-point register values are currently used to specify device operation for the following functions such as V_{REF}(CA) Setting, V_{REF}(CA) Range, V_{REF}(DQ) Setting, V_{REF}(DQ) Range. For more information, refer to 4.30 Frequency Set Point section.

Confidential - 26 of 64 - Rev. 1.0 Aug. 2020



MR14 Register Information (MA[5:0] = $0E_H$)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU	VR(DQ)			V_{RE}	_F (DQ)		

Function	Register Type	Operand	Data	Notes
VREF(DQ) (VREF(DQ) Setting)	Read/ Write	OP[5:0]	000000B: Thru 110010B: See table below All Others: Reserved	1,2,3, 5,6
VR(dq) (VREF(DQ) Range)		OP[6]	0B: VREF(DQ) Range[0] enabled 1B: VREF(DQ) Range[1] enabled (default)	1,2,4, 5,6

Notes:

- 1. This register controls the V_{REF}(DQ) levels for Frequency-Set-Point[1:0]. Values from either VR(DQ)[0] or VR(dq)[1] may be selected by setting OP[6] appropriately.
- 2. A read (MRR) to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to'0'. See the section on MRR Operation.
- 3. A write to OP[5:0] sets the internal VREF(DQ) level for FSP[0] when MR13 OP[6]=0B, or sets FSP[1] when MR13 OP[6]=1B. The time required for VREF(DQ) to reach the set level depends on the step size from the current level to the new level. See the section on VREF(DQ) training for more information.
- 4. A write to OP[6] switches the LPDDR4-SDRAM between two internal VREF(DQ) ranges. The range (Range[0] or Range[1]) must be selected when setting the VREF(DQ) register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
- 5. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 6. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

Confidential - 27 of 64 - Rev. 1.0 Aug. 2020



Table 16 - VREF Settings for Range[0] and Range[1]

Function	Operand	Range[0] Values (% of V _{DDQ})		Range[1] Values	(% of V _{DDQ})	Notes
		000000B: 10.0%	011010B: 20.4%	000000B: 22.0%	011010B: 32.4%	
1		000001B: 10.4%	011011B: 20.8%	000001B: 22.4%	011011B: 32.8%]
		000010B: 10.8%	011100B: 21.2%	000010B: 22.8%	011100B: 33.2%	
		000011B: 11.2%	011101B: 21.6%	000011B: 23.2%	011101B: 33.6%	
		000100B: 11.6%	011110B: 22.0%	000100B: 23.6%	011110B: 34.0%	
		000101B: 12.0%	011111B: 22.4%	000101B: 24.0%	011111B: 34.4%	
		000110B: 12.4%	100000B: 22.8%	000110B: 24.4%	100000B: 34.8%	
		000111B: 12.8%	100001B: 23.2%	000111B: 24.8%	100001B: 35.2%	
		001000 _B : 13.2%	100010 _B : 23.6%	001000 _B : 25.2%	100010 _B : 35.6%	
		001001B: 13.6%	100011B: 24.0%	001001B: 25.6%	100011B: 36.0%	
		001010B: 14.0%	100100 _B : 24.4%	001010B: 26.0%	100100B: 36.4%	
V_{REF}		001011B: 14.4%	100101 _B : 24.8%	001011B: 26.4%	100101 _B : 36.8%	
Settings	OP[5:0]	001100B: 14.8%	100110B: 25.2%	001100B: 26.8%	100110 _B : 37.2%	1,2,3
for	01 [3.0]	001101B: 15.2%	100111B: 25.6%	001101B: 27.2% (Default)	100111 _B : 37.6%	1,2,5
MR14		001110B: 15.6%	101000B: 26.0%	001110 _B : 27.6%	101000B: 38.0%	
		001111B: 16.0%	101001B: 26.4%	001111B: 28.0%	101001B: 38.4%	
		010000B: 16.4%	101010 _B : 26.8%	010000B: 28.4%	101010B: 38.8%	
		010001B: 16.8%	101011B: 27.2%	010001B: 28.8%	101011 _B : 39.2%	
		010010B: 17.2%	101100 _B : 27.6%	010010B: 29.2%	101100B: 39.6%	
		010011B: 17.6%	101101 _B : 28.0%	010011B: 29.6%	101101B: 40.0%	
		010100 _B : 18.0%	101110 _B : 28.4%	010100 _B : 30.0%	101110 _B : 40.4%	
		010101B: 18.4%	101111B: 28.8%	010101B: 30.4%	101111B: 40.8%	
		010110B: 18.8%	110000B: 29.2%	010110B: 30.8%	110000B: 41.2%	
		010111B: 19.2%	110001B: 29.6%	010111B: 31.2%	110001B: 41.6%	
		011000B: 19.6%	110010B: 30.0%	011000B: 31.6%	110010B: 42.0%	
		011001B: 20.0%	All Others: Reserved	011001B: 32.0%	All Others: Reserved	

Notes:

- 1. These values may be used for MR14 OP[5:0] to set the VREF(DQ) levels in the LPDDR4-SDRAM.
- 2. The range may be selected in the MR14 register by setting OP[6] appropriately.
- 3. The MR14 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high frequency setting which may use different terminations values.

Confidential - 28 of 64 - Rev. 1.0 Aug. 2020



MR15 Register Information (MA[5:0] = $0F_H$)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
		Lower-	Byte Invert Re	gister for DQ C	alibration		

Function	Register Type	Operand	Data	Notes
Lower-Byte Invert for DQ Calibration	Write-only	OP[7:0]	The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[7:0] within a byte lane: OB: Do not invert 1B: Invert the DQ Calibration patterns in MR32 and MR40 Default value for OP[7:0]=55H	1,2,3

Notes:

- 1. This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR15 OP[7:0]=00010101B, then the DQ Calibration patterns transmitted on DQ[7,6,5,3,1] will not be inverted, but the DQ Calibration patterns transmitted on DQ[4,2,0] will be inverted.
- 2. DMI[0] is not inverted, and always transmits the "true" data contained in MR32/MR40.
- 3. No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

Table 17 - MR15 Invert Register Pin Mapping

PIN	DQ0	DQ1	DQ2	DQ3	DMI0	DQ4	DQ5	DQ6	DQ7
MR15	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7

Confidential - 29 of 64 - Rev. 1.0 Aug. 2020



MR16 Register Information (MA[5:0] = 10_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]		
	PASR Bank Mask								

Function	Register Type	Operand	Data	Notes
Bank[7:0] Mask	Write-only	OP[7:0]	0 _B : Bank Refresh enabled (default) : Unmasked	1
Dank[1.0] Wask	Willo-only	01 [7.0]	1 _B : Bank Refresh disabled : Masked	'

OP[n]	Bank Mask	8-Bank SDRAM
0	xxxxxxx1	Bank 0
1	xxxxxx1x	Bank 1
2	xxxxx1xx	Bank 2
3	xxxx1xxx	Bank 3
4	xxx1xxxx	Bank 4
5	xx1xxxxx	Bank 5
6	x1xxxxxx	Bank 6
7	1xxxxxxx	Bank 7

Notes:

- 1. When a mask bit is asserted (OP[n]=1), refresh to that bank is disabled.
- 2. PASR bank-masking is on a per-channel basis. The two channels on the die may have different bank masking in dual channel devices.

Confidential - 30 of 64 - Rev. 1.0 Aug. 2020



MR17 Register Information (MA[5:0] = 11_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
			PASR S	egment Mask			

Function	Register Type	Operand	Data	Notes
PASR Segment Mask	Write-only	OP[7:0]	0B: Segment Refresh enabled (default) 1B: Segment Refresh disabled	

			2Gb	3Gb	4Gb	6Gb	8 G b	12Gb	16Gb
Segment	OP[n]	Segmen	per	per	per	per	per	per	per
		t Mask	channel	channel	channel	channel	channel	channel	channel
			R13:R11	R14:R12	R14:R12	R15:R13	R15:R13	R16:R14	R16:R14
0	0	xxxxxxx1				000B			
1	1	xxxxxx1x		001 _B					
2	2	xxxxx1xx				010B			
3	3	xxxx1xxx				011B			
4	4	xxx1xxxx				100B			
5	5	xx1xxxxx				101B			
6	6	x1xxxxxx	110 _B	Not	110 _B	Not	110 _B	Not	110 _B
7	7	1xxxxxxx	111 _B	Allowed	111 _B	Allowed	111 _B	Allowed	111B

Notes:

- 1. This table indicates the range of row addresses in each masked segment. "X" is don't care for a particular segment.
- 2. PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking in dual channel devices.

For 3Gb, 6Gb, and 12Gb per channel densities, OP[7:6] must always be LOW (=00B).

Confidential - 31 of 64 - Rev. 1.0 Aug. 2020



MR18 Register Information (MA[5:0] = 12_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
			DQS Oscillat	or Count - LSB			

Function	Register Type	Operand	Data	Notes
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0 - 255 LSB DRAM DQS Oscillator Count	1,2,3

Notes:

- 1. MR18 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
- 2. Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
- 3. A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

Confidential - 32 of 64 - Rev. 1.0 Aug. 2020



MR19 Register Information (MA[5:0] = 13_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]	
	DQS Oscillator Count - MSB							

Function	Register Type	Operand	Data	Notes
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0-255 MSB DRAM DQS Oscillator Count	1,2,3

Notes:

- 1. MR19 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
- 2. Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
- 3. A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

Confidential - 33 of 64 - Rev. 1.0 Aug. 2020



MR20 Register Information (MA[5:0] = 14_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Upper-Byte Invert Register for DQ Calibration							

Function	Register Type	Operand	Data	Notes
Upper-Byte Invert for DQ Calibration	Write-only	OP[7:0]	The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[15:8] within a byte lane: OB: Do not invert 1B: Invert the DQ Calibration patterns in MR32 and MR40 Default value for OP[7:0] = 55H	1,2

Notes:

- 1. This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR20 OP[7:0]=00010101B, then the DQ Calibration patterns transmitted on DQ[15,14,13,11,9] will not be inverted, but the DQ Calibration patterns transmitted on DQ[12,10,8] will be inverted.
- 2. DMI[1] is not inverted, and always transmits the "true" data contained in MR32/MR40.
- 3. No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

Table 18 - MR20 Invert Register Pin Mapping

PIN	DQ8	DQ9	DQ10	DQ11	DMI1	DQ12	DQ13	DQ14	DQ15
MR20	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7

Confidential - 34 of 64 - Rev. 1.0 Aug. 2020



MR22 Register Information (MA[5:0] = 16_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
ODTD for x8	_2ch(Byte) ode	ODTD-CA	ODTE-CS	ODTE-CK		SOC ODT	

Function	Register Type	Operand	Data	Notes
SoC ODT (Controller ODT Value for VOH calibration)		OP[2:0]	000B: Disable (Default) 001B: RZQ/1 010B: RZQ/2 011B: RZQ/3 100B: RZQ/4 101B: RZQ/5 110B: RZQ/6 111B: RFU	1,2,3
ODTE-CK (CK ODT enabled for non-terminating rank)	Write-only	OP[3]	0B: ODT-CK Over-ride Disabled (Default) 1B: ODT-CK Over-ride Enabled	2,3,4, 6,8
ODTE-CS (CS ODT enable for non-terminating rank)		OP[4]	0B: ODT-CS Over-ride Disabled (Default) 1B: ODT-CS Over-ride Enabled	2,3,5, 6,8
ODTD-CA (CA ODT termination disable)		OP[5]	0B: ODT-CA Obeys ODT_CA bond pad (default) 1B: ODT-CA Disabled	2,3,6, 7,8
ODTD for x8_2ch(Byte) mode		OP[7:6]	See x8_2ch (Byte) mode addendum	

Notes:

- 1. All values are "typical".
- 2. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW com- mand to this MR address, or read from with an MRR command to this address.
- 3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 4. When OP[3]=1, then the CK signals will be terminated to the value set by MR11-OP[6:4] regardless of the state of the ODT_CA bond pad. This overrides the ODT_CA bond pad for configurations where CA is shared by two or more DRAMs but CK is not, allowing CK to terminate on all DRAMs.
- 5. When OP[4]=1, then the CS signal will be terminated to the value set by MR11-OP[6:4] regardless of the state of the ODT_CA bond pad. This overrides the ODT_CA bond pad for configurations where CA is shared by two or more DRAMs but CS is not, allowing CS to terminate on all DRAMs.
- 6. For system configurations where the CK, CS, and CA signals are shared between packages, the package design should provide for the ODT_CA ball to be bonded on the system board outside of the memory package. This provides the necessary control of the ODT function for all die with shared Command Bussignals.
- 7. When OP[5]=0, CA[5:0] will terminate when the ODT_CA bond pad is HIGH and MR11-OP[6:4] is VALID, and disables termination when ODT_CA is LOW or MR11-OP[6:4] is disabled. When OP[5]=1, termination for CA[5:0] is disabled, regardless of the state of the ODT_CA bond pad or MR11-OP[6:4].
- 8. To ensure proper operation in a multi-rank configuration, when CA, CK or CS ODT is enabled via MR11 OP[6:4] and also via MR22 or CA-ODT pad setting, the rank providing ODT will continue to terminate the command bus in all DRAM states including Active Self Refresh, Self Refresh Power-down, Active Power-down and Precharge Power-down.

Confidential - 35 of 64 - Rev. 1.0 Aug. 2020



MR23 Register Information (MA[5:0] = 17_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]	
	DQS interval timer run time setting							

Function	Register Type	Operand	Data	Notes
DQS interval timer run time	Write-only	OP[7:0]	0000000B: DQS interval timer stop via MPC Command (Default) 00000001B: DQS timer stops automatically at 16 th clocks after timer start 00000010B: DQS timer stops automatically at 32 nd clocks after timer start 00000011B: DQS timer stops automatically at 48 th clocks after timer start 00000100B: DQS timer stops automatically at 64 th clocks after timer start Thru 00111111B: DQS timer stops automatically at (63X16) th clocks after timer start 01XXXXXXB: DQS timer stops automatically at 2048 th clocks after timer start 10XXXXXXB: DQS timer stops automatically at 4096 th clocks after timer start 11XXXXXXB: DQS timer stops automatically at 4096 th clocks after timer start	1, 2

Notes:

- 1. MPC command with OP[6:0]=1001101B (Stop DQS Interval Oscillator) stops DQS interval timer in case of MR23 OP[7:0] = 00000000B.
- 2. MPC command with OP[6:0]=1001101B (Stop DQS Interval Oscillator) is illegal with non-zero values in MR23 OP[7:0].

Confidential - 36 of 64 - Rev. 1.0 Aug. 2020



MR24 Register Information (MA[5:0] = 18_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
TRR Mode	Т	RR Mode BAn		Unlimited		MAC Value	

Function	Register Type	Operand	Data	Notes
MAC Value	Read-only	OP[2:0]	000B: Unknown when bit OP3=0 (Note 1)	
Unlimited MAC		OP[3]	0B: OP[2:0] define MAC value 1B: Unlimited MAC value (Note 2, Note 3)	
TRR Mode BAn	Write-only	OP[6:4]	000B: Bank 0 001B: Bank 1 010B: Bank 2 011B: Bank 3 100B: Bank 4 101B: Bank 5 110B: Bank 6 111B: Bank 7	
TRR Mode		OP[7]	0 _B : Disabled (default) 1 _B : Enabled	

Notes:

- 1. Unknown means that the device is not tested for tMAC and pass/fail value in unknown.
- 2. There is no restriction to number of activates.
- 3. MR24 OP [2:0] is set to zero.

Confidential - 37 of 64 - Rev. 1.0 Aug. 2020



MR25 Register Information (MA[5:0] = 19_H)

Mode Register 25 contains one bit of readout per bank indicating that at least one resource is available for Post Package Repair programming.

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Bank7	Bank6	Bank5	Bank4	Bank3	Bank2	Bank1	Bank0

Function	Register Type	Operand	Data	Notes
PPR Resource	Read-only	OP[7:0]	0 _B : PPR Resource is not available	
T T T T T T T T T T T T T T T T T T T	Trodu orny	0. []	1B: PPR Resource is available	

Confidential - 38 of 64 - Rev. 1.0 Aug. 2020



MR30 Register Information (MA[5:0] = 1E_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
			Valid	d 0 or 1			

Function	Register Type	Operand	Data	Notes
SDRAM will ignore	Write-only	OP[7:0]	Don't care	1

Notes:

1. This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.

Confidential - 39 of 64 - Rev. 1.0 Aug. 2020



MR32 Register Information (MA[5:0] = 20_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
		D Ca	libration Patte	rn "A" (default =	= 5AH)		

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write	OP[7:0]	XB: An MPC command with OP[6:0]= 1000011B causes the device to return the DQ Calibration Pattern contained in this register and (followed by) the contents of MR40. A default pattern "5AH"is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. The contents of MR15 and MR20 will invert the data pattern for a given DQ (See MR15 for more information)	

Confidential - 40 of 64 - Rev. 1.0 Aug. 2020



MR33 Register Information (MA[5:0] = 21_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
ECCON	ERRON	CLR ECC	RFU			ECC 2err	ECC Event

Function	Register Type	Operand	Data
ECCON		OP[7]	ECC function off ECC function on(default)
ERRON	READ/WRITE	OP[6]	ECC ERR info output through ECC pad function off(default) ECC ERR info output through ECC pad function on
CLR ECC	WRITE only	OP[5]	ECC Event Record Clear off(default) ECC Event Record Clear on
ECC 2err		OP[1]	0: No 2bit err 1: 2bit err detect
ECC Event	READ only	OP[0]	0: No ECC event 1: ECC Event detect

Bit "ERRON"(op6) is valid only if bit "ECCON"(bit7) is valid first.

Confidential - 41 of 64 - Rev. 1.0 Aug. 2020

Bit "CLR ECC"(op5) is self clean and will clear both "ECC 2err"(op1) and "ECC Event"(op0) if it is write with "1".

Bit "ECC 2err" and "ECC Event" will keep error status valid once set by ECC err information until "CLR ECC" bit sent.



MR34 Register Information (MA[5:0] = 22_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
ECC event	Number						

Function	Register Type	Operand	Data
ECC event Number	READ only	OP[7:0]	00000000B: No ECC event detect 00000001B: 1 time ECC event detect 00000010B: 2 times ECC event detect 00000011B: 3 times ECC event detect

The ecc event number will hold max value (0xFF) if it is overflow. And it can also be cleared by MR33 bit "CLR ECC".

Confidential - 42 of 64 - Rev. 1.0 Aug. 2020



MR39 Register Information (MA[5:0] = 27_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
			Valid	d 0 or 1			

Function	Register Type	Operand	Data	Notes
SDRAM will ignore	Write-only	OP[7:0]	Don't care	1

Notes:

1. This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.

Confidential - 43 of 64 - Rev. 1.0 Aug. 2020



MR40 Register Information (MA[5:0] = 28_H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
		D Ca	libration Patter	rn "B" (default =	= 3CH)		

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write only	OP[7:0]	XB: A default pattern "3CH" is loaded at power- up or RESET, or the pattern may be overwritten with a MRW to this register. See MR32 for more information.	

Notes:

- 1. The pattern contained in MR40 is concatenated to the end of MR32 and transmitted on DQ[15:0] and DMI[1:0] when DQ Read Calibration is initiated via a MPC command. The pattern transmitted serially on each data lane, organized "little endian" such that the low-order bit in a byte is transmitted first. If the data pattern in MR40 is 27_H, then the first bit transmitted with be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111_B.
- 2. MR15 and MR20 may be used to invert the MR32/MR40 data patterns on the DQ pins. See MR15 and MR20 for more information. Data is never inverted on the DMI[1:0] pins.
- 3. The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3-OP[6].
- 4. No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

Confidential - 44 of 64 - Rev. 1.0 Aug. 2020



1.9 Refresh Requirement

Between SRX command and SRE command, at least one extra refresh command is required. After the DRAM Self Refresh Exit command, in addition to the normal Refresh command at tREFI interval, the LPDDR4 DRAM requires minimum of one extra Refresh command prior to Self Refresh Entry command.

Table 19 - Refresh Requirement Parameters per die for Dual Channel SDRAM devices

Refresh Requiremen	nts	Symbol	2Gb 2Gb 4Gb			4Gb	8Gb	Units	Notes
Density per Cl	hannel		1Gb	1Gb 2Gb 4Gb			b		
Number of banks p	Number of banks per channel				8				
Refresh Window (tREFW) (*85°C)	tREFW		32				ms		
Refresh Window (tREFW) (Refresh)	tREFW	16				ms			
Refresh Window (tREFW) (Refresh)	tREFW	8			ms				
Required Number of REFRE Commands in a tREFW win		R	8192				-		
Average Refresh Interval	REFAB	tREFI			3.904			us	
REFPE		tREFIpb			488			ns	
Refresh Cycle Time (All Banks) tRFCab			130 180			0	ns		
Refresh Cycle Time (Per Ba	ank)	tRFCpb		60		90)	ns	

NOTE1 Refresh for each channel is independent of the other channel on the die, or other channels in a package. Power delivery in the user's system should be verified to make sure the DC operating conditions are maintained when multiple channels are refreshed simultaneously.

NOTE2 Self refresh abort feature is available for higher density devices starting with 12 Gb device and tXSR—abort(min) is defined as tRFCpb + 17.5ns.

Confidential - 45 of 64 - Rev. 1.0 Aug. 2020



2 Operating Conditions and Interface Specification

2.1 Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device.

This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 20 - Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Units	Notes
V _{DD1} supply voltage relative to Vss	V_{DD1}	-0.4	2.1	V	1
V _{DD2} supply voltage relative to Vss	V_{DD2}	-0.4	1.5	V	1
V _{DDQ} supply voltage relative to VSSQ	V_{DDQ}	-0.4	1.5	V	1
Voltage on any ball except V _{DD1} relative to Vss	VIN, VOUT	-0.4	1.5	V	
Storage Temperature	TSTG	-55	125	С	2

Notes:

- 1. See "Power-Ramp" for relationships between power supplies.
- 2. Storage Temperature is the case surface temperature on the center/top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2.

Confidential - 46 of 64 - Rev. 1.0 Aug. 2020



2.2 AC and DC Operating Conditions

Table 21 - Recommended DC Operating Conditions

DRAM	Symbol	Min	Тур	Max	Unit	Notes
Core 1 Power	V_{DD1}	1.70	1.80	1.95	V	1,2
Core 2 Power/Input Buffer Power	V_{DD2}	1.06	1.10	1.17	V	1,2,3
I/O Buffer Power	V_{DDQ}	1.06	1.10	1.17	٧	2,3

Notes:

- 1. V_{DD1} uses significantly less current than V_{DD2} .
- 2. The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20MHz at the DRAM package ball.
- 3. VdIVW and TdIVW limits described elsewhere in this document apply for voltage noise on supply voltages of up to 45 mV (peak-to-peak) from DC to 20MHz.

Table 22 - Input Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage current	lL	-4	4	uA	1,2

Notes

- 1. For CK_t, CK_c, CKE, CS, CA, ODT_CA and RESET_n. Any input $0V \le VIN \le V_{DD2}$ (All other pins not under test = 0V).
- 2 CA ODT is disabled for CK t, CK c, CS, and CA.

Table 23 - Input/Output Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/Output Leakage current	I _{OZ}	-5	5	uA	1,2

Notes:

- 1. For DQ, DQS_t, DQS_c and DM I. Any I/O 0V \leq VOUT \leq VDDQ.
- 2 I/Os status are disabled: High Impedance and ODT Off.

Table 24 - Operating Temperature Range

Parameter/Condition	Symbol	Min	Max	Unit
Standard	T	-40	85	$^{\circ}$ C
Elevated	OPER	85	105	°C

Notes:

- 1. Operating Temperature is the case surface temperature on the center-top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2.
- 2. Some applications require operation of LPDDR4 in the maximum temperature conditions in the Elevated Temperature Range between 85 °C and 105 °C case temperature. For LPDDR4 devices, de-rating may be neccessary to operate in this range. See MR4.
- 3. Either the device case temperature rating or the temperature sensor may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the Toper rating that applies for the Standard or Elevated Temperature Ranges. For example, Tcase may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.

Confidential - 47 of 64 - Rev. 1.0 Aug. 2020



2.3 Interface Capacitance

Table 25 - Input/output capacitance

Parameter	Symbol		LPDDR4 1600-3200	Units	Notes	
Input capacitance, CK t and CK c	ССК	Min		pF	1,2	
Imput capacitance, CK_t and CK_c	CCK	Max	0.9	PΓ	1,2	
Input capacitance delta,	CDCK	Min	0.0	pF	1,2,3	
CK_t and CK_c	CDCK	Max	0.09	PΓ	1,2,3	
Input capacitance,	CI	Min	0.5	nE	124	
All other input-only pins	Ci	Max	0.9	- pF	1,2,4	
Input capacitance delta,	CDI	Min	-0.1	nE	1,2,5	
All other input-only pins	CDI	Max	0.1	- pF		
Input/output capacitance,	CIO	Min	0.7	nE	1,2,6	
DQ, DMI, DQS_t, DQS_c	CIO	Max	1.3	- pF	1,2,0	
Input/output capacitance delta, DQS_t,DQS_c	CDDQS	Min	0.0	pF	1,2,7	
	CDDQS	Max	0.1	PΓ	1,2,1	
Input/output capacitance delta, DQ, DMI	CDIO	Min	-0.1	pF	1,2,8	
impuroutput capacitance delta, DQ, DMI	CDIO	Max 0.1		PF	1,2,0	
Innut/output canacitance, 70 pin	CZQ	Min	0.0	nE	1,2	
Input/output capacitance, ZQ pin	CZQ	Max	5.0	- pF	1,2	

Notes:

- 1. This parameter applies to die device only (does not include package capacitance).
- This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according
 to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with V_{DD1}, V_{DD2}, V_{DDQ}, VSS, VSSQ
 applied and all other pins floating.
- 3. Absolute value of CCK_t, CCK_c.
- 4. Cl applieds to CS_n, CKE, CA0~CA5.
- 5. CDI = CI 0.5 * (CCK_t + CCK_c)
- 6. DMI loading matches DQ and DQS.
- 7. Absolute value of CDQS t and CDQS c.
- 8. CDIO = CIO 0.5 * (CDQS_t + CDQS_c) in byte-lane.

Confidential - 48 of 64 - Rev. 1.0 Aug. 2020



3 Speed Bins, AC Timing and IDD

3.1 Speed Bins

Table 26 - Read and Write Latencies

Read L	atency	Write L	atency	nWR	nRTP		Upper Clock Frequency	Notes
No DBI	w/DBI	Set A	Set B			Limit [MHz] (>)	Limit [MHz] (≤)	
6	6	4	4	6	8	10	266	
10	12	6	8	10	8	266	533	
14	16	8	2	16	8	533	800	1,2,3,4
20	22	10	18	20	8	800	1066	,5,6
24	28	12	22	24	10	1066	1333	
28	32	14	26	30	12	1333	1600	

Notes:

- The LPDDR4 SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value.
- 2. DBI for Read operations is enabled in MR3 OP[6]. When MR3 OP[6]=0, then the "No DBI" column should be used for Read Latency. When MR3 OP[6]=1, then the "w/DBI" column should be used for Read Latency.
- 3. Write Latency Set "A" and Set "B" is determined by MR2 OP[6]. When MR2 OP[6]=0, then Write Latency Set "A" should be used. When MR2 OP[6]=1, then Write Latency Set "B" should be used.
- 4. The programmed value of nWR is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (Auto Pre- charge). It is determined by RU(tWR/tCK).
- 5. The programmed value of nRTP is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Read burst with AP (Auto Pre-charge). It is determined by RU(tRTP/tCK).
- 6. nRTP shown in this Table 26 is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.

The ODT Mode is enabled if MR11 OP[3:0] are non-zero. In this case, the value of RTT is determined by the settings of those bits.

The ODT Mode is disabled if MR11 OP[3] = 0.

Table 27 - ODTLon and ODTLoff Latency

ODTLon Latency ¹ tWPRE = 2tCK		ODTLoff	Latency ²	Lower Clock FrequencyLimit[MHz]	Upper Clock FrequencyLimit[Mhz]
WL Set "A"	WL Set "B"	WL Set "A"	WL Set "B"	(>)	(≤)
N/A	N/A	N/A	N/A	10	266
N/A	N/A	N/A	N/A	266	533
N/A	6	N/A	22	533	800
4	12	20	28	800	1066
4	14	22	32	1066	1333
6	18	24	36	1333	1600

Notes

- ODTLon is referenced from CAS-2 command.
- ODTLoff as shown in table assumes BL=16. For BL32, 8 tCK should be added.

The ODT Mode for non-target DRAM ODT control is enabled if MR11 OP[7,3] is set to a non-zero value.

The ODT Mode for non-target DRAM is disabled if MR11 OP[7,3] = 00B.

Confidential - 49 of 64 - Rev. 1.0 Aug. 2020



Table 28 - ODTLon_rd and ODTLoff_rd Latency Values (MR0 [OP1=0] Normal Latency Support)

ODTLon_	DTLon_rd Latency		d Latency ^{1,2}	Lower Clock	Upper Clock
No DBI	w/DBI	No DBI	w/ DBI	Frequency Limit[Mhz]	Frequency Limit[Mhz]
NO DDI	WIDDI	NO DDI	W/ DDI	(>)	(≤)
N/A	N/A	N/A	N/A	10	266
N/A	N/A	N/A	N/A	266	533
N/A	N/A	N/A	N/A	533	800
14	16	32	34	800	1066
18	22	36	40	1066	1333
22	26	42	46	1333	1600

- 1. ODTLoff_rd assumes BL=16, For BL32, 8tCK should be added.
- 2. ODTLoff_rd assumes a fixed tRPST of 1.5tCK

Confidential - 50 of 64 - Rev. 1.0 Aug. 2020



3.2 AC Timing

Table 29 - Clock AC Timing

Demonstra	Ob l	LPDDR4	-1600	LPDDR4	-2400	LPDDR4	-3200	1114	Natas
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
				Clock Tir	ming				
Average clock period	tCK(avg)	1.25	100	0.833	100	0.625	100	ns	
Average High pulse width	tCH(avg)	0.46	0.54	0.46	0.54	0.46	0.54	tCK(avg)	
Average Low pulse width	tCL(avg)	0.46	0.54	0.46	0.54	0.46	0.54	tCK(avg)	
Absolute clock period	tCK(abs)	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	ns	
Absolute High clock pulse width	tCH(abs)	0.43	0.57	0.43	0.57	0.43	0.57	tCK(avg)	
Absolute Low clock pulse width	tCL(abs)	0.43	0.57	0.43	0.57	0.43	0.57	tCK(avg)	
Clock period jitter	tJIT(per)	-70	70	-50	50	-40	40	ps	
Maximum Clock Jitter between consecutive cycles	tJIT(cc)	-	140	-	100	-	80	ps	



Table 30 - Core AC Timing

Parameter	Symbol	Min/ Max			Unit	Notes	
Core Param	neters		1600	2400	3200		
ACTIVATE-to-ACTIVATE command period (same bank)	tRC	MIN		precharge) k precharge)	ns		
Minimum Self Refresh Time (Entry to Exit)	tSR	MIN		ns			
Self Refresh exit to next valid command delay	tXSR	MIN	max(t	RFCab + 7.5ns,	2nCK)	ns	
Exit Power-Down to next valid command delay	tXP	MIN	1	ns			
CAS-to-CAS delay	tCCD	MIN		tCK(avg)			
Internal READ to PRECHARGE command delay	tRTP	MIN	ı	ns			
RAS-to-CAS delay	tRCD	MIN		ns			
Row precharge time (single bank)	tRPpb	MIN		max(18ns, 4nCK)	ns	
Row precharge time (all banks)	tRPab	MIN		max(21ns, 4nCK)	ns	
		MIN		max(42ns, 3nCK)	ns	
Row active time	tRAS	MAX	`	EFI * Refresh Ra e is specified by !		-	
WRITE recovery time	tWR	MIN		max(18ns, 6nCK)	ns	
WRITE-to-READ delay	tWTR	MIN		max(10ns, 8nCK)	ns	
Active bank-A to active bank-B	tRRD	MIN	max(10ns, 4nCK)			ns	
Precharge to Precharge Delay	tPPD	MIN	4			tCK	1, 2
Four-bank ACTIVATE window	tFAW	MIN		40		ns	

- 1. Precharge to precharge timing restriction does not apply to Auto-Precharge commands.
- 2. The value is based on BL16. For BL32 need additional 8 tCK(avg) delay.



Table 31 - Read output timings (Unit UI = tCK(avg)min/2)

_ ,		LPDDR	4-1600	LPDDR	4-2400	LPDDR	4-3200		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
Data Timing		l l				1			I
DQS_t,DQS_c to DQ Skew total, per group, per access (DBI- Disabled)	tDQSQ	-	0.18	-	0.18	-	0.18	UI	
DQ output hold time total from DQS_t, DQS_c (DBI-Disabled)	tQH	min(tQSH, tQSL)	-	min(tQSH, tQSL)	-	min(tQSH, tQSL)	-	UI	
DQ output window time total, per pin (DBI- Disabled)	tQW_tota I	0.75	-	0.73	i	0.7	i	UI	3
DQ output window time deterministic, per pin (DBI-Disabled)	tQW_dj	tbd	-	tbd	i	tbd	i	UI	2,3
DQS_t,DQS_c to DQ Skew total,per group, per access (DBI- Enabled)	tDQSQ_ DBI	-	0.18	-	0.18	-	0.18	UI	
DQ output hold time total from DQS_t, DQS_c (DBI-Enabled)	tQH_DBI	min(tQSH_ DBI, tQSL_DBI)	-	min(tQSH_ DBI, tQSL_DBI)	-	min(tQSH_ DBI, tQSL_DBI)	-	UI	
DQ output window time total, per pin (DBI- Enabled)	tQW_tota I_DBI	0.75	-	0.73	-	0.70	-	UI	3
Data Strobe Timing									
DQS, DQS# differential output low time (DBI- Disabled)	tQSL	tCL(abs) -0.05	-	tCL(abs) -0.05	ı	tCL(abs) -0.05	ı	tCK(av g)	3,4
DQS, DQS# differential output high time (DBI- Disabled)	tQSH	tCH(abs) -0.05	-	tCH(abs) -0.05	-	tCH(abs) -0.05	-	tCK(av g)	3,5
DQS, DQS# differential output low time (DBI- Enabled)	tQSL_DB I	tCL(abs) -0.045	-	tCL(abs) -0.045	-	tCL(abs) -0.045	-	tCK(av g)	4,6
DQS, DQS# differential output high time (DBI- Enabled)	tQSH_D BI	tCH(abs) -0.045	-	tCH(abs) -0.045	-	tCH(abs) -0.045	-	tCK(av g)	5,6

- 1. The deterministic component of the total timing. Measurement method tbd.
- 2. This parameter will be characterized and guaranteed by design.
- 3. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.
- 4. tQSL describes the instantaneous differential output low pulse width on DQS_t DQS_c, as it measured the next rising edge from an arbitrary falling edge.
- 5. tQSH describes the instantaneous differential output high pulse width on DQS_t DQS_c, as it measured the next rising edge from an arbitrary falling edge.
- 6. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.

Confidential - 53 of 64 - Rev. 1.0 Aug. 2020



Table 32 - Read AC Timing

Parameter	Symbol	Min/Max		Data Rate	11.26	Market	
Read Timi	ng		1600	2400 3200		Unit	Notes
READ preamble	tRPRE	Min		1.8	tCK(avg)		
0.5 tCK READ postamble	tRPST	Min		0.4		tCK(avg)	
1.5 tCK READ postamble	tRPST	Min		1.4		tCK(avg)	
DQ low-impedance time from CK_t, CK_c	tLZ(DQ) Min	(RL x tCK	() + tDQSCK(Mi	ps		
DQ high impedance time from CK_t, CK_c	tHZ(DQ) Max	` ,	DQSCK(Max) + (BL/2xtCK)-100	ps		
DQS_c low-impedance time from CK_t, CK_c	tLZ(DQS	S) Min	`	(RL x tCK) + tDQSCK(Min) -(tRPRE(Max) x tCK) - 200ps			
DQS_c high impedance time from CK_t, CK_c	tHZ(DQ	S) Max	(RL x tCK) + tDQSCK(Max) +(BL/2 x tCK) + (RPST(Max) x tCK) • 100ps			ps	
DQS-DQ skew	tDQSQ	Max		0.18		UI	

Table 33 - tDQSCK Timing

Parameter	Symbol	Min	Max	Unit	Notes
DQS Output Access Time from CK_t/CK_c	tDQSCK	1.5	3.5	ns	1
DQS Output Access Time from CK_t/CK_c - Temperature Variation	tDQSCK_temp	-	4	ps/°C	2
DQS Output Access Time from CK_t/CK_c - Voltage Variation	tDQSCK_volt	-	7	ps/mV	3
CK to DQS Rank to Rank variation	tDQSCK_rank2rank	-	1.0	ns	4,5

Notes:

- Includes DRAM process, voltage and temperature variation. It includes the AC noise impact for frequencies> 20 MHz and max voltage of 45 mV pk-pk from DC-20 MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC Operating conditions.
- 2. tDQSCK_temp max delay variation as a function of Temperature.
- 3. tDQSCK_volt max delay variation as a function of DC voltage variation for V_{DDQ} and V_{DD2}. tDQSCK_volt should be used to calculate timing variation due to V_{DDQ} and V_{DD2} noise < 20 MHz. Host controller do not need to account for any variation due to V_{DDQ} and V_{DD2} noise > 20 MHz. The voltage supply noise must comply to the component Min-Max DC Operating conditions. The voltage variation is defined as the Max[abs{tDQSCKmin@V1-tDQSCKmax@V2}, abs{tDQSCKmax@V1-tDQSCKmin@V2}]/abs{V1-V2}. For tester measurement V_{DDQ} = V_{DD2} is assumed.
- 4. The same voltage and temperature are applied to tDQS2CK_rank2rank.
- 5. tDQSCK_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.

Confidential - 54 of 64 - Rev. 1.0 Aug. 2020



Table 34 - DRAM DQs In Receive Mode (UI = tCK(avg)min/2)

Complete	Donomoton	LPDDF	R4-1600	LPDDR	4-2400	LPDDF	R4-3200		Notes
Symbol	Parameter	min	max	min	max	min	max	Unit	Notes
VdIVW_total	Rx Mask voltage - p-p total	-	140	-	140	-	140	mV	1,2,3,4
TdlVW_total	Rx timing window total (At VdIVW voltage levels)	-	0.22	-	0.22	-	0.25	UI	1.2,4
TdlVW_1bit	Rx timing window 1 bit toggle (At VdIVW voltage levels)	-	TBD	-	TBD	-	TBD	UI	1,2,4, 12
VIHL_AC	DQ AC input pulse amplitude pk-pk	180	-	180	-	180	-	mV	5,13
TdlPW DQ	Input pulse width (At Vcent_DQ)	0.45		0.45		0.45		UI	6
tDQS2DQ	DQ to DQS offset	200	800	200	800	200	800	ps	7
tDQ2DQ	DQ to DQ offset	-	30	-	30	-	30	ps	8
tDQS2DQ_temp	DQ to DQS offset temperature variation	-	0.6	-	0.6	-	0.6	ps/°C	9
tDQS2DQ_volt	DQ to DQS offset voltage variation	i	33	ı	33	1	33	ps/50 mV	10
SRIN_dIVW	Input Slew Rate over VdlVWJotal	1	7	1	7	1	7	V/ns	11
tDQS2DQ_rank2ra nk	DQ to DQS offset rank to rank variation	-	200	-	200	-	200	ps	14,15

- Data Rx mask voltage and timing parameters are applied per pin and includes the DRAM DQ to DQS voltage AC noise impact for frequencies >20 MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions.
- 2. The design specification is a BER <TBD. The BER will be characterized and extrapolated if necessary using a dual dirac method.
- Rx mask voltage VdIVW total(max) must be centered around Vcent_DQ(pin_mid).
- 4. Vcent_DQ must be within the adjustment range of the DQ internal Vref.
- 5. DQ only input pulse amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_DQ(pin_mid) such that VIHL_AC/2 min must be met both above and below Vcent_DQ.
- 6. DQ only minimum input pulse width defined at the Vcent_DQ(pin_mid).
- 7. DQ to DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage and temperature variation
- 8. DQ to DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
- 9. TDQS2DQ max delay variation as a function of temperature.
- 10. TDQS2DQ max delay variation as a function of the DC voltage variation for V_{DDQ} and V_{DD2} . It includes the V_{DDQ} and V_{DD2} AC noise impact for frequencies > 20MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. For tester measurement $V_{DDQ} = V_{DD2}$ is assumed.
- 11. Input slew rate over VdIVW Mask centered at Vcent DQ(pin mid).
- 12. Rx mask defined for a one pin toggling with other DQ signals in a steady state.
- 13. VIHL_AC does not have to be met when no transitions are occurring.
- 14. The same voltage and temperature are applied to tDQS2DQ_rank2rank.
- 15. tDQS2DQ rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.

Confidential - 55 of 64 - Rev. 1.0 Aug. 2020



Table 35 - Write AC Timing

Parameter	Symbol	Min/Max	Data Rate			11-24	Notes
Write Timing			1600	2400	3200	Unit	Notes
Write command to 1st DQS	tDQSS	Min		0.75		tCK(avg)	
latching	เป็น	Max	1.25			tor(avg)	
DQS input high-level	tDQSH	Min	0.4			tCK(avg)	
DQS input low-level width	tDQSL	Min		0.4	tCK(avg)		
DQS falling edge to CK setup time	tDSS	Min	0.2			tCK(avg)	
DQS falling edge hold time from CK	tDSH	Min		0.2			
Write preamble	tWPRE	Min	1.8			tCK(avg)	
0.5 tCK Write postamble	tWPST	Min	0.4			tCK(avg)	1
1.5 tCK Write postamble	tWPST	Min		1.4		tCK(avg)	1

Notes:

^{1.} The length of Write Postamble depends on MR3 OP1 setting.



Table 36 - Power-Down AC Timing

Parameter	Symbol	Min/ Max	Data Rate	Unit	Notes
Power Down Timing				•	
CKE minimum pulse width (HIGH and LOW pulse width)	tCKE	Min	Max(7.5ns, 4nCK)	-	
Delay from valid command to CKE input LOW	tCMDCKE	Min	Max(1.75ns, 3nCK)	ns	1
Valid Clock Requirement after CKE Input low	tCKELCK	Min	Max(5ns, 5nCK)	ns	1
Valid CS Requirement before CKE Input Low	tCSCKE	Min	1.75	ns	
Valid CS Requirement after CKE Input low	tCKELCS	Min	Max(5ns, 5nCK)	ns	
Valid Clock Requirement before CKE Input High	tCKCKEH	Min	Max(1.75ns, 3nCK)	ns	1
Exit power- down to next valid command delay	tXP	Min	Max(7.5ns, 5nCK)	ns	1
Valid CS Requirement before CKE Input High	tCSCKEH	Min	1.75	ns	
Valid CS Requirement after CKE Input High	tCKEHCS	Min	Max(7.5ns, 5nCK)	ns	
Valid Clock and CS Requirement after CKE Input low after MRW Command	tMRWCKEL	Min	Max(14ns, 10nCK)	ns	1
Valid Clock and CS Requirement after CKE Input low after ZQ Calibration Start Command	tZQCKE	Min	Max(1.75ns, 3nCK)	ns	1

Table 37 - Command Address Input Parameters (UI = tCK(avg)min/2)

0	Parameter	LPDDR4-1600		LPDDR	4-3200	Unit	Notes
Symbol	raiailletei	min	max	min	max	Offic	Notes
VcIVW	Rx Mask voltage - p-p	-	175	-	155	mV	1,2,3
TclVW	Rx timing window	-	0.3	-	0.3	UI	1,2,3
VIHL_AC	CA AC input pulse amplitude pk-pk	210	-	190	-	mV	4,7
TclPW	CA input pulse width	0.55		0.6		UI	5
SRIN_cIVW	Input Slew Rate over VclVW	1	7	1	7	V/ns	6

Notes:

- 1. CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.
- 2. Rx mask voltage VcIVW total(max) must be centered around Vcent_CA(pin mid).
- 3. Vcent_CA must be within the adjustment range of the CA internal Vref.
- 4. CA only input pulse signal amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_CA(pin mid) such that VIHL_AC/2 min must be met both above and below Vcent_CA.
- 5. CA only minimum input pulse width defined at the Vcent_CA(pin mid).
- 6. Input slew rate over VcIVW Mask centered at Vcent_CA(pin mid).
- 7. VIHL_AC does not have to be met when no transitions are occurring.

Confidential - 57 of 64 - Rev. 1.0 Aug. 2020

^{1.} Delay time has to satisfy both analog time(ns) and clock count(nCK).



Table 38 - Mode Register Read/Write AC timing

Parameter	Symbol	Min/ Max	Data Rate	Unit	Notes
Mode Register Read/Write Timi	ng				
Additional time after tXP has expired until MRR command may be issued	tMRRI	Min	tRCD + 3nCK	-	
MODE REGISTER READ command period	tMRR	Min	8	nCK	
MODE REGISTER WRITE command period	tMRW	Min	MAX(10ns, 10nCK)	-	
Mode register set command delay	tMRD	Min	max(14ns, 10nCK)	-	

Table 39 - Asynchronous ODT Turn On and Turn Off Timing

Parameter	800-2133 tCK	Unit	Notes
tODTon, min	1.5	ns	
tODTon, max	3.5	ns	
tODToff, min	1.5	ns	
tODToff, max	3.5	ns	

Table 40 - Self-Refresh Timing Parameters

Parameter	Symbol	Min/ Max	Data Rate	Unit	Note
Self Refresh Timing					
Delay from SRE command to CKE Input low	tESCKE	Min	Max(1.75ns, 3tCK)	ns	1
Minimum Self Refresh Time	tSR	Min	Max(15ns, 3tCK)	ns	1
Exit Self Refresh to Valid commands	tXSR	Min	Max(tRFCab + 7.5ns, 2tCK)	ns	1,2

Notes:

 Delay time has to satisfy both analog time(ns) and clock count(tCK). It means that tESCKE will not expire until CK has toggled through at least 3 full cycles (3 *tCK) and 1.75ns has transpired.

2. MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting are only allowed during this period.

Confidential - 58 of 64 - Rev. 1.0 Aug. 2020



Table 41 - Command Bus Training AC Timing

		Min/		Unit			
Parameter	Symbol	Max	1600 2400 3200		Notes		
Command Bus Training Tim	ning		1			1	
Valid Clock Requirement	tCKELCK	Min	May(Fire Fire(K)				
after CKE Input low	tCKELCK Min Max(5ns, 5nCK)		-				
Data Setup for VREF	tDStrain	Min		2		ns	
Training Mode	iDotiaiii	IVIIII		2		113	
Data Hold for VREF	tDHtrain	Min		2		ns	
Training Mode	Diliani	IVIIII		2		113	
Asynchronous Data Read	tADR	Max		20		ns	
CA Bus Training							
Command to CA Bus	tCACD	Min	R	U(tADR/tCK)	tCK	2
Training Command Delay							
Valid Strobe Requirement	robe Requirement tDQSCKE Min 10			ns	1		
before CKE Low	IDQUUNL	IVIIII	10			115	
First CA Bus Training							
Command Following CKE	tCAENT	Min	250			ns	
Low							
VREF Step Time -multiple	tVREFCA_LONG	Max		250		ns	
steps		IVIAX	200			115	
Vref Step Time -one step	tVREFCA_SHORT	Max	80		ns		
Valid Clock Requirement	tCKPRECS	Min	2tck + tYP (t	:XP = max(7.5	ine 5nCK))	-	
before CS High	tori reco	IVIIII	ZICK I IXI (I	Λι – IIIaλ(<i>1</i> .ς	ons, onory)		
Valid Clock Requirement	tCKPSTCS	Min	max(7.5ns, 5nCK))				
after CS High	ICKESTOS	IVIIII	max(7.5ns, 5nck))		_		
Minimum delay from CS to							
DQS toggle in command	tCS_VREF	Min	2			tCK	
bus training							
Minimum delay from CKE							
High to Strobe High	tCKEHDQS			10		ns	
Impedance							
Valid Clock Requirement	tCKCKEH	Min	Max(1.75ns, 3nCK)		_		
before CKE input High	CONCE				,		
CA Bus Training CKE High	tMRZ	Min		1.5		ns	
to DQ Tri-state	uvii \Z	141111		1.0		110	
ODT turn-on Latency from	tCKELODTon	Min	20			ns	
CKE	CONCLODION	141111				110	
ODT tum-off Latency from	tCKELODToff	Min		20		ns	
CKE						113	
Exit Command Bus	tXCBT_Short	Min		x(5nCK, 200r	•	-	
Training Mode to next valid	tXCBT_Middle	Min		x(5nCK, 200r	,	-	3
command delay	tXCBT_Long	Min	Ma	x(5nCK, 250r	ns)	-	

- 1. DQS_t has to retain a low level during tDQSCKE period, as well as DQS_c has to retain a high level.
- 2. If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last sample will be available after tADR.
- 3. Exit Command Bus Training Mode to next valid command delay Time depends on value of VREF(CA) setting: MR12 OP[5:0] and VREF(CA) Range: MR12 OP[6] of FSP-OP 0 and 1. Additionally exit Command Bus Training Mode to next valid command delay Time may affect VREF(DQ) setting. Settling time of VREF(DQ) level is same as VREF(CA) level.

Confidential - 59 of 64 - Rev. 1.0 Aug. 2020



LPDDR4-1600 LPDDR4-2400 LPDDR4-3200

Table 42 - Temperature Derating AC Timing

D	0 1 1	Min/		Data Rate			Mata
Parameter	Symbol	Max	1600	1600 2400 3200		Unit	Note
Temperature Derating ¹							
DQS output access time from CK_t/CK_c (derated)	tDQSCK	MAX		3600		ps	
RAS-to-CAS delay (derated)	tRCD	MIN		tRCD+ 1.875	ns		
ACTIVATE-to- ACTIVATE command period (derated)	tRC	MIN		tRC + 3.75	ns		
Row active time (derated)	tRAS	MIN		tRAS + 1.875		ns	
Row precharge time (derated)	tRP	MIN	tRP+ 1.875			ns	
Active bank A to active bank B (derated)	tRRD	MIN		tRRD + 1.875		ns	

Notes:

^{1.} Timing derating applies for operation at 85 $^{\circ}$ C to 105 $^{\circ}$ C.



3.3 IDD Specification

 $V_{DD2}, V_{DDQ} = 1.06 \sim 1.17 V, V_{DD1} = 1.70 \sim 1.95 V$

Table 43 - IDD Specification (3200Mbps)

Parameter	Supply	4Gb x32	4Gb x16	8Gb x32	2Gb x32	2Gb x16	Unit
IDD01	V_{DD1}	18	18	36	18	9	mA
IDD02	V_{DD2}	79	79	158	79	39.5	mA
IDD0Q	V_{DDQ}	0.5	0.5	1	0.5	0.25	mA
IDD2P1	V_{DD1}	1.2	1.2	2.4	1.2	0.6	mA
IDD2P2	V_{DD2}	2.5	2.5	5	2.5	1.25	mA
IDD2PQ	V_{DDQ}	0.3	0.3	0.6	0.3	0.15	mA
IDD2PS1	V_{DD1}	1.2	1.2	2.4	1.2	0.6	mA
IDD2PS2	V_{DD2}	2.5	2.5	5	2.5	1.25	mA
IDD2PSQ	V_{DDQ}	0.3	0.3	0.6	0.3	0.15	mA
IDD2N1	V_{DD1}	1.5	1.5	3	1.5	0.75	mA
IDD2N2	V_{DD2}	35	35	70	35	17.5	mA
IDD2NQ	V_{DDQ}	0.3	0.3	0.6	0.3	0.15	mA
IDD2NS1	V_{DD1}	1.5	1.5	3	1.5	0.75	mA
IDD2NS2	V_{DD2}	25	25	50	25	12.5	mA
IDD2NSQ	V_{DDQ}	0.3	0.3	0.6	0.3	0.15	mA
IDD3P1	V_{DD1}	1.5	1.5	3	1.5	0.75	mA
IDD3P2	V_{DD2}	15	15	30	15	7.5	mA
IDD3PQ	V_{DDQ}	0.3	0.3	0.6	0.3	0.15	mA
IDD3PS1	V_{DD1}	1.5	1.5	3	1.5	0.75	mA
IDD3PS2	V_{DD2}	15	15	30	15	7.5	mA
IDD3PSQ	V_{DDQ}	0.3	0.3	0.6	0.3	0.15	mA
IDD3N1	V_{DD1}	2	2	4	2	1	mA
IDD3N2	V_{DD2}	45	45	90	45	22.5	mA
IDD3NQ	V_{DDQ}	0.5	0.5	1	0.5	0.25	mA
IDD3NS1	V_{DD1}	2	2	4	2	1	mA
IDD3NS2	V_{DD2}	45	45	90	45	15	mA
IDD3NSQ	V_{DDQ}	0.5	0.5	1	0.5	0.25	mA
IDD4R1	V_{DD1}	3	3	4	3	1.5	mA
IDD4R2	V_{DD2}	500	500	600	500	250	mA
IDD4RQ	V_{DDQ}	300	300	360	300	150	mA
IDD4W1	V_{DD1}	3	3	4	3	1.5	mA
IDD4W2	V _{DD1}	400	400	480	400	200	mA
IDD4WQ	V _{DD1}	3	3	4	3	1.5	mA
IDD51	V _{DD1}	50	50	100	50	25	mA
IDD52	V _{DD2}	120	120	240	120	60	mA
IDD5Q	V_{DDQ}	0.5	0.5	1	0.5	0.25	mA
IDD5AB1	V _{DD1}	10	10	20	10	5	mA

Confidential - 61 of 64 - Rev. 1.0 Aug. 2020



2Gb/4Gb/8Gb LPDDR4

Parameter	Supply	4Gb x32	4Gb x16	8Gb x32	2Gb x32	2Gb x16	Unit
IDD5AB2	V_{DD2}	53	53	106	53	26.5	mA
IDD5ABQ	V_{DDQ}	0.5	0.5	1	0.5	0.25	mA
IDD5PB1	V_{DD1}	10	10	20	10	5	mA
IDD5PB2	V_{DD2}	53	53	106	53	26.5	mA
IDD5PBQ	V_{DDQ}	0.5	0.5	1	0.5	0.25	mA

 $V_{DD2},\,V_{DDQ}=1.06\sim1.17V,\,V_{DD1}=1.70\sim1.95V$

Table 44 - IDD6 specification (3200Mbps)

Temperature	Parameter	Supply	4Gb x32	4Gb x16	8Gb x32	2Gb x32	2Gb x16	Unit
	IDD61	V_{DD1}	2.5	2.5	5	2.5	1.25	mA
45°C	IDD62	V_{DD2}	4	4	8	4	2	mA
	IDD6Q	V_{DDQ}	0.5	0.5	1	0.5	0.25	mA
85°C	IDD61	V_{DD1}	7.5	7.5	14	7.5	4	mA
	IDD62	V_{DD2}	13	13	25	13	7	mA
	IDD6Q	V_{DDQ}	0.5	0.5	1	0.5	0.25	mA

Confidential - 62 of 64 - Rev. 1.0 Aug. 2020




4 Package Outlines


Figure 6 reflects the current status of the outline dimensions of the LPDDR4 SDRAM packages for components with x16/x32 configuration.

Figure 6 - Package Outline

AS4C64M32MD4, AS4C128M32MD4, AS4C128M16MD4, AS4C256M16MD4



AS4C256M32MD4



Confidential - 63 of 64 - Rev. 1.0 Aug. 2020



PART NUMBERING SYSTEM

AS4C	64M32MD4/ 128M32MD4 / 128M16MD4 / 256M16MD4 / 256M32MD4	-062	В	А	N	xx
DRAM	64M32=64Mx32 128M32=128Mx32 128M16=128Mx16 256M16=256Mx16 256M32=256Mx32 MD4=LPDDR4	062=1600MHz	B=FBGA	A=Automotive -40°C~ 105°C Grade 2		Packing Type None:Tray TR:Reel



Alliance Memory, Inc. 12815 NE 124th Street Suite D Kirkland, WA 98034 Tel: 425-898-4456

Fax: 425-896-8628

www.alliancememory.com

Copyright © Alliance Memory

All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any quarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

Confidential - 64 of 64 - Rev. 1.0 Aug. 2020