

REF Schematic for RK3568

Main Functions Introduction

- 1) PMIC: RK809-5+DiscretePower
- 2) RAM: DDR4 2x16Bit-----Default
Option:LPDDR4/4x 1X32bit(200ball)
Option:DDR3 4x16bit
Option:DDR3 4x16bit+2x16bit ECC
Option:DDR4 2x16bit+1x16bit ECC
Option:LPDDR3 1x32bit(178ball)
Option:DDR4 4x16bit
- 3) ROM: eMMC-----Default
Option:Nand Flash
Option:SPI Flash
- 4) Support:1 x Micro SD Card3.0
- 5) Support:1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 + 1 x SATA3.0 Port2 -----Default
Option:1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 + 1 x 1Lane PCIe2.0(RC Mode)
Option:1 x USB3.0 OTG0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x SATA3.0 Port2
Option:1 x USB3.0 OTG0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x 1Lane PCIe2.0(RC Mode)
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB3.0 HOST1 + 1 x SATA3.0 Port2
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB3.0 HOST1 + 1 x 1Lane PCIe2.0(RC Mode)
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x SATA3.0 Port2
Option:1 x USB2.0 OTG0 + 1 x SATA3.0 Port0 + 1 x USB2.0 HOST1 + 1 x SATA3.0 Port1 + 1 x 1Lane PCIe2.0(RC Mode)
- 6) Support:1 x USB2.0 HOST2+ 1 x USB2.0 HOST3 -- -----Default
- 7) Support:4G module Via MiniPCIe2.0 Slot With PCIE2.0 and USB2.0 HOST3 function -----Option
- 8) Support:2 x 1Lane PCIe3.0 Connector (RC Mode) -----Default
Option:1 x 2Lanes PCIe3.0 Connector (RC Mode)
Option:1 x 2Lanes PCIe3.0 Connector (EP Mode)
- 9) Support:1 x HDMI2.0 TX
- 10) Support:1 x LCM MIPI DSI TX0 -----Default
Option:1 x LCM MIPI DSI TX1
Option:1 x LCM LVDS TX
Option:1 x LCM Dual MIPI DSI TX
Option:1 x LCM eDP TX
- 11) Support:1 x VGA OUT -----Default
- 12) Support:1 x 4Lanes Camera MIPI CSI RX -----Default
Option:2 x 2Lanes Camera MIPI CSI RX
Option:1 x HDMI1.4 RX(HDMI to MIPI CSI)
- 13) Support:a/b/g/n/ac 2X2 SDIO WIFI5+BT5.0+PCM -----Default
Option:a/b/g/n/ac 1X1 SDIO WIFI+BT+PCM
Option:a/b/g/n/ac/ax 2X2 PCIe WIFI6+BT5.0+PCM
- 14) Support:1 x 10/100/1000M Ethernet(RGMII ML) -----Default
Option:1 x 10/100/1000M Ethernet(RGMII0) or 1 x 10/100M Ethernet(RMII0)
Option:1 x 10/100/1000M PCIe Ethernet Card or 2 x 10/100/1000 Ethernet(QSGMII) or 1 x 10/100/1000 Ethernet(SGMII)
- 15) Support:1 x Headphone output -----Default
- 16) Support:1 x ECM MIC + 1 x Speaker out -----Default
Option:4 x MEMS MIC + 1 x Speaker out + Loopback or 2 x MEMS MIC + 1 x Speaker out + Loopback
Option:4 x MEMS MIC + 2 x Speaker out + Loopback
- 17) Support:1 x IR Receiver -----Default
- 18) Support:Array Key (MENU,VOL+,VOL-,ESC),Reset,Power on/off Key
- 19) Support:3 x UART + 1 x RS485 + 1 x CAN FD (Option)
- 20) Support:Debug UART and ARM JTAG

Table of Content

Page 1	00.Cover Page	Default
Page 2	01.Index and Notes	Default
Page 3	02.Revision History	Default
Page 4	03.Block Diagram	Default
Page 5	04.Power Diagram	Default
Page 6	05.Power Sequence	Default
Page 7	06.IO Power Domain Map	Default
Page 8	07.UART Map/GMAC0/1 Path Map	Default
Page 9	08.I2C Bus Map	Default
Page 10	09.PCIE30/MULTI_PHY/VOP Fun Map	Default
Page 11	10.RK3568_Power/GND	Default
Page 12	11.RK3568_DDR/PHY	Default
Page 13	12.RK3568_OSC/PLL/PMUIO	Default
Page 14	13.RK3568_Flash/SD Controller	Default
Page 15	14.RK3568_USB/PCIE/SATA PHY	Default
Page 16	15.RK3568_SARADC/GPIO	Default
Page 17	16.RK3568_VI Interface	Default
Page 18	17.RK3568_VO Interface_1	Default
Page 19	18.RK3568_VO Interface_2	Default
Page 20	19.RK3568_Audio Interface	Default
Page 21	20.Power_DC IN	Default
Page 22	21.Power_PMIC	Default
Page 23	22.Power_Ext Discrete/RTC IC	Default
Page 24	23.Power_Flash Power Manage	Default
Page 25	25.USB2/USB3 Port	Default
Page 26	31.DRAM-DDR3_4X16Bit_96P	Option
Page 27	32.DRAM-DDR3_4X16+ECC_2X16_96P	Option
Page 28	33.DRAM-DDR4_2x16bit_96P	Default
Page 29	34.DRAM-DDR4_4x16Bit_96P	Option
Page 30	35.DRAM-DDR4_96P_2X16+ECC_1X16	Option
Page 31	36.DRAM-LPDDR3_1X32bit_178P	Option
Page 32	38.DRAM-LPDDR4X_1X32bit_200P	Option
Page 33	40.Flash-eMMC Flash	Default
Page 34	41.Flash-Nand Flash	Option
Page 35	42.Flash-MicroSD Card	Default
Page 36	43.Flash-SPI Flash	Option
Page 37	45.VI-Camera_Power	Default
Page 38	47.VI-Camera_MIPI_CSI_1x 4Lanes	Default
Page 39	48.VI-Camera_MIPI_CSI_2x 2Lanes	Option
Page 40	49.VI-HDMI1.4 RX(To MIPICSI RX)	Option
Page 41	50.VO-HDMI2.0 TX	Default
Page 42	52.VO-LCM_MIPI_DSI_TX0/TX1	Default
Page 43	53.VO-LCM_Dual MIPI_DSI TX	Option
Page 44	54.VO-LCM_LVDS TX	Option
Page 45	56.VO-LCM_eDP TX	Option
Page 46	58.TP Connector_COF	Default
Page 47	59.VO-VGA Output(eDP To VGA)	Default
Page 48	60.WIFI/BT-SDMMC1_1T1R + UART	Option
Page 49	62.WIFI/BT-SDMMC1_2T2R + UART	Default
Page 50	64.WIFI6/BT-PCIE_2T2R + UART	Option
Page 51	65.Ethernet-FEPHY_RMII0	Option
Page 52	67.Ethernet-GEPHY_RGMII0	Option
Page 53	68.Ethernet-GEPHY_RGMII1_M1	Default

Page 54	69.Ethernet-PCIE Ethernet	Option
Page 55	70.Audio-Headphone Port	Default
Page 56	71.Audio-SingleMic+RK809_SPK	Default
Page 57	72.Audio-MicArray+RK809_SPK	Option
Page 58	74.Audio-MicArray+EXT_Dual_SPK	Option
Page 59	82.SATA-SATA3.0 Slot_7P	Default
Page 60	83.PCIE-PCIE2.0_1x1Lane_RC_36P	Option
Page 61	84.PCIE-PCIE3.0_1x2Lanes_RC_64P	Option
Page 62	85.PCIE-PCIE3.0_2x1Lane_RC_32P	Default
Page 63	86.PCIE-PCIE3.0_1x2Lanes_EP_64P	Option
Page 64	87.MiniPCIE2.0 Slot_With 4G Fun	Option
Page 65	88.Ethernet-GEPHY_SGMII	Option
Page 66	89.Ethernet-GEPHY_QSGMII	Option
Page 67	90.IR Receiver	Default
Page 68	91.Debug UART	Default
Page 69	92.KEY Array/SARADC	Default
Page 70	93.LED/HW_ID/BOM_ID	Default
Page 71	95.UART/RS485/CAN Port	Default
Page 72	99.Mark/Hole/Heatsink	Default
Page 73		
Page 74		
Page 75		
Page 76		

Description

Note

Option

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Notes


NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:


Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	01.Index and Notes		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangz	Reviewed by: Default	Sheet: 2 of 72

Revision History


Version	Date	By	Change Dscription	Approved
V1.0	2021-02-04	Zhangdz	1:Revision preliminary version	
V1.1	2021-06-11	Zhangdz	1:Change content Please Refer to: RK3568_AIoT_REF_SCH_V11_20210611_Modify_Notes	

RK3568 Ref Block Diagram(Default configuration)




Rockchip Confidential

Default Power Diagram



Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	DVFS	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	1.2V (DD84)	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0V	OFF	DVFS	TBD	TBD
VCC3V3_SYS	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	0V	OFF	0.9V	TBD	TBD
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	0V	OFF	3.3V	TBD	TBD
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	3.3V or 1.8V (DD84 or 1.8V)	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	0V	OFF	1.8V	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	3.3V	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	3.3V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	DVFS	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	2.5V	TBD	TBD

IO Power Domain Map

If IO domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

IO Domain	Pin Num	Support IO Voltage		Notes	Default IO Domain Voltage		
		3.3V	1.8V		Supply Power Net Name	Power Source	Voltage
PMUIO0 (PMUPLL_AVDD_1V8)	Pin Y21	✗	✓	PMUIO0 are fixed 1.8V level mode, which cannot be configured.	VCCA1V8_PMU	VCCA1V8_PMU	1.8V
PMUIO1	Pin Y20	✓	✗	PMUIO1 are fixed 3.3V level mode, which cannot be configured.	VCC3V3_PMU	VCC3V3_PMU	3.3V
PMUIO2	Pin W19	✓	✓	PMUIO2 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC3V3_PMU	VCC3V3_PMU	3.3V
VCCIO1	Pin H17	✓	✓	VCCIO1 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO_ACODEC	VCCIO_ACODEC	3.3V
VCCIO2	Pin H18	✓	✓	VCCIO2 supports 1.8V or 3.3V level mode Default is configured by hardware, namely PIN "FLASH_VOL_SEL" state determines which mode to work in.[1][2]	VCCIO_FLASH	VCC_1V8	1.8V
VCCIO3	Pin L22	✓	✓	VCCIO3 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2][3]	VCCIO_SD	VCCIO_SD	3.3V
VCCIO4	Pin J21	✓	✓	VCCIO4 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO4	VCC_1V8	1.8V
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO6	VCC_1V8	1.8V
VCCIO7	Pin V12	✓	✓	VCCIO7 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V


→ For example, the VCCIO4 hardware has been modified to 3.3V power supply, and the corresponding DTS must be modified to 3.3V configuration, otherwise the IO of VCCIO4 will be damaged.

If a board needs to be compatible with two voltage choices, recommended to enable BOM ID

Notes



- [1]: When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship, its function will be abnormally (for example, it cannot be started normally) or IO will be damaged.
- [2]: When the IO domain power supply voltage is 1.8V, the IO domain voltage configuration in DTS must be set to 1.8V mode.
If it is misconfigured to 3.3V mode, the IO function of this power domain will be abnormally;
When the IO domain power supply voltage is 3.3V, the IO domain voltage configuration in DTS must be set to 3.3V mode.
If it is misconfigured to 1.8V mode, the IO in this power domain will be in overvoltage state, and the IO will be damaged after long-term operation.
- [3]: When VCCIO3 IO domain is assigned as SD card function,:
If SD3.0 mode is to be supported, VCCIO3 power supply voltage must be support configurable, 3.3V in SD2.0 mode and 1.8V in SD3.0 mode.
If only SD2.0 mode is supported (SD3.0 card only works in SD2.0 mode), VCCIO3 only needs fixed power supply of 3.3V.
When VCCIO3 IO domain is assigned as other function,:
Such as uart5 and uart6, then note [2] should be followed

Default UART Map



GMAC0/1 Path Map

Rockchip Confidential



It is suitable for other interfaces

Default I2C Map

Note:

M0 M1 M2 indicates that the same function is multiplexed to different IO. When selecting, only M0 or M1 or M2 can be selected
eg:
Not supported I2C1_SCL_M0 and I2C1_SDA_M1 combination

RK3568

I2C0

I2C0_SCL_PMIC
I2C0_SDA_PMIC

Rate:

VCC3V3_PMU

PMIC RK809-5
I2C add = 0x20

TCS4525
I2C add = 0x1C

I2C1

I2C1_SCL
I2C1_SDA

Rate:

VCC3V3_PMU

Touch Panel
I2C add = TBD

I2C2



I2C2_SCL
I2C2_SDA

Rate:

VCC_1V8

Camera
I2C add = TBD

I2C3



I2C3_SCL_M1
I2C3_SDA_M1

Rate:

VCC_3V3

RK628D
I2C add = 0X50

ES7202
I2C add = 0X30/31/32

I2C4



I2C5_SCL_M0
I2C5_SDA_M0

Rate:

VCC_3V3

HYM8563TS
I2C add = 0x51

RTD2166
I2C add = TBD

I2C_HDMI

HDMI_SCL
HDMI_SDA

Rate: 50KHz


VCC_3V3

VCC5V0_SYS


Voltage Level

HDMI Port
I2C add = TBD


Rockchip Confidential

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	08.I2C Bus Map		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangbz	Reviewed by:	Default
Sheet:	9	of	72


MULTI_PHY0/1/2 Path Map




VOP Path Map



USB3.0 OTG0




USB3.0 HOST1




PCIe3.0 PHY

Option1	PCIe3.0 x2Lane	PCIe30_REFCLK (RC:EP:input)	PCIe30_TX0 PCIe30_RX0 PCIe30_TX1 PCIe30_RX1	PCIe30X2_CLKREQn PCIe30X2_WAKEn PCIe30X2_PERSTn PCIe30X2_BUTTONRSTn	RC or EP
Option2	PCIe3.0 x1Lane + PCIe3.0 x1Lane	PCIe30_REFCLK (RC:input)	PCIe30_TX0 PCIe30_RX0 PCIe30_TX1 PCIe30_RX1	PCIe30X2_CLKREQn PCIe30X2_WAKEn PCIe30X2_PERSTn PCIe30X2_BUTTONRSTn PCIe30X1_CLKREQn PCIe30X1_WAKEn PCIe30X1_PERSTn PCIe30X1_BUTTONRSTn	Only RC Only RC

PCIe3.0 REFCLK-RC Mode




PCIe3.0 REFCLK-EP Mode





PCIe2.1 PHY

MULTI_PHY2	PCIe2.1 x1Lane	PCIe20_REFCLK (RC:output)	PCIe20_TX PCIe20_RX	PCIe20_CLKREQn PCIe20_WAKEn PCIe20_PERSTn PCIe20_BUTTONRSTn	Only RC
------------	----------------	---------------------------	------------------------	----------------------------------------------------------------------	---------


PCIe2.1 REFCLK-RC Mode




RK3568_ABCDE (Power&Gnd)



RK3568
BGA636_19R00X19R00X1R20



RK3568
BGA636_19R00X19R00X1R20



RK3568
BGA636_19R00X19R00X1R20



Rockchip Electronics Co., Ltd


Project:	RK3568_AIoT_REF_SCH		
File:	10.RK3568_Power/GND		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	11 of 72		

Rockchip Confidential

U1000

RK3568
BGA636 19R00X19R00X1R20


.....



Note:

Note :

Condition	Control (%)	MCI (%)	AD (%)
A	~95	~95	~95
B	~95	~85	~75
C	~95	~85	~75
D	~95	~95	~95










RK3568 G (OSC/PLL/PMUIO1/2)

Note:

Adjusted the load capacitance according to the crystal specification.



Note:

If PMUIO2 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the PMUIO2 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of PMUIO2 will be abnormally.

The PMUIO2 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of PMUIO2 will be damaged!

If a board needs to be compatible with two voltage choices, recommended to enable BOM ID

Note:

Caps of between dashed green lines and U1000
should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Default

GPIOD_C5 >> LCD1_PWREN_H GPIOD_C5

GPIO0_C5 >> OSGMII_PWREN_H GPIO0_C5

Option

RK3568_I (VCCIO2 Domain)

U1000I

VCCIO2 Domain

Operating Voltage=1.8V/3.3V


EMMC D0	/ FLASH D0	/ GPIO1 B4 u	A24	<<< eMMC D0/FLASH D0
EMMC D1	/ FLASH D1	/ GPIO1 B5 u	C21	<<< eMMC D1/FLASH D1
EMMC D2	/ FLASH D2	/ GPIO1 B6 u	B24	<<< eMMC D2/FLASH D2
EMMC D3	/ FLASH D3	/ GPIO1 B7 u	D21	<<< eMMC D3/FLASH D3
EMMC D4	/ FLASH D4	/ GPIO1 C0 u	E21	<<< eMMC D4/FLASH D4
EMMC D5	/ FLASH D5	/ GPIO1 C1 u	A25	<<< eMMC D5/FLASH D5
EMMC D6	/ FLASH D6	/ GPIO1 C2 u	E22	<<< eMMC D6/FLASH D6
EMMC D7	/ FLASH D7	/ GPIO1 C3 u	B25	<<< eMMC D7/FLASH D7
EMMC CMD	/ FLASH Wrn	/ GPIO1 C4 u	B22	<<< eMMC_CMD/FLASH_Wrn
EMMC_CLKOUT	/ FLASH DQS	/ GPIO1 C6 d	A23	<<< eMMC_CLKOUT/FLASH_DQS SOC
EMMC DATA STROBE	/ FSPI CS1n	/ FLASH CLE	A26	<<< eMMC_DATA_STROBE/FLASH_CLE
EMMC RSTn	/ FSPI D2	/ FLASH Wpn	E20	<<< eMMC_RSTn/FSPI_D2/FLASH_Wpn
FSPI CLK	/ FLASH ALE	/ GPIO1 D0 u	A22	<<< FSPI_CLK/FLASH_ALE
FSPI D0	/ FLASH RDV	/ GPIO1 D1 u	C24	<<< FSPI_D0/FLASH_RDV
FSPI D1	/ FLASH RDN	/ GPIO1 D2 u	D23	<<< FSPI_D1/FLASH_RDN
FSPI CS0n	/ FLASH CS0n	/ GPIO1 D3 u	C23	<<< FSPI_CS0n/FLASH_CS0n
FSPI D3	/ FLASH CS1n	/ GPIO1 D4 u	A27	<<< FSPI_D3/FLASH_CS1n

Default is determined by Pin
FLASH_VOL_SEL/GPIO0 A7 u:
L:VCCIO2 must supply 3.3V
H:VCCIO2 must supply 1.8V

RK3568

BGA636_19R00X19R00X1R20


VCCIO2



Note:

"FLASH_VOL_SEL" status and
VCCIO_FLASH power supply voltage must match
otherwise the IO function of VCCIO2 will be abnormally
or
the IO of VCCIO2 will be damaged!

When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship,
its function will be abnormally(for example, it cannot be started normally) or IO will be damaged.




Note:

For eMMC or Nand Flash:
If eMMC D0/FLASH D0=0V at after power on and reset,
then system will enter into Maskrom mode.

Layout note:

Test point must be placed on the line, and no branch can be added



Note:

For SPI Flash:
If FSPI_CLK=0V at after power on and reset,
then system will enter into Maskrom mode.

Note:
Reserve TestPoint for put the system into Maskrom mode to update the firmware
When writing mismatched firmware or other conditions result in boot failure,
use this test point

Except in this case, please use Recovery Key
Put the system into loader mode to update the firmware

RK3568_J (VCCIO3 Domain)

U1000J

VCCIO3 Domain


Operating Voltage=1.8V/3.3V

SDMMC D0	/ UART2 TX M1	/ UART6 TX M1	/ PWM8 M1	/ GPIO1 D5 u	J25	<<< GPIO1 D5
SDMMC D1	/ UART2 TX M1	/ UART6 TX M1	/ PWM8 M1	/ GPIO1 D6 u	J24	<<< GPIO1 D6
SDMMC D2	/ UART2 TX M1	/ UART6 TX M1	/ PWM8 M1	/ GPIO1 D7 u	H26	<<< GPIO1 D7
SDMMC D3	/ UART2 TX M1	/ UART6 TX M1	/ PWM8 M1	/ GPIO1 D8 u	J23	<<< GPIO1 D8
SDMMC CMD	/ PWM10 M1	/ UART5 RX M0	/ CAN0 TX M1	/ GPIO2 A1 u	H27	<<< GPIO2 A1
SDMMC CLK	/ TEST_CLKOUT	/ UART5 TX M0	/ CAN0 RX M1	/ GPIO2 A2 d	H28	<<< GPIO2 A2

RK3568

BGA636_19R00X19R00X1R20


VCCIO3




Note:

Caps of between dashed green lines and U1000
should be placed under the U1000 package

Default SDMMC0 & JTAG



UART & CAN & JTAG



Option

Note:


If VCCIO3 domain power voltage is adjusted,
the software DTS configuration must be
updated synchronously,
otherwise the IO may be damaged!

If the VCCIO3 hardware has been modified to
1.8V power supply, and the corresponding
DTS must be modified to 1.8V configuration,
otherwise the IO function of VCCIO3
will be abnormally.

The VCCIO3 hardware has been modified to
3.3V power supply, if the software DTS
configuration is still 1.8V configuration,
the IO of VCCIO3 will be damaged!

If a board needs to be compatible
with two voltage choices,
recommended to enable BOM_ID

RK3568 V (USB2.0 HOST)




Note:
Caps of between dashed green lines and U1000
should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


Rockchip Confidential

QSGMII can choose:	SGMII can choose:
QSGMII_TXP_M0/QSGMII_TXN_M0	SGMII_TXP_M0/SGMII_TXN_M0
QSGMII_RXP_M0/QSGMII_RXN_M0	SGMII_RXP_M0/SGMII_RXN_M0
or	or
QSGMII_TXP_M1/QSGMII_TXN_M1	SGMII_TXP_M1/SGMII_TXN_M1
QSGMII_RXP_M1/QSGMII_RXN_M1	SGMII_RXP_M1/SGMII_RXN_M1

See "07.UART Map/GMAC0/1 Path Map"
GMAC0/1 Path Map



RK3568 W (PCIe3.0 x2)



RK3568_K (VCCIO4 Domain)

U1000K

VCCIO4 Domain

Operating Voltage=1.8V/3.3V


SDMMC1_D0	/ GMACO_RXD2	/ UART6_RX_M0	/ GPIO2_A3_U	E27	GPIO2_A3
SDMMC1_D1	/ GMACO_RXD3	/ UART6_TX_M0	/ GPIO2_A4_U	E28	GPIO2_A4
SDMMC1_D2	/ GMACO_RXD4	/ UART7_RX_M0	/ GPIO2_A5_U	E28	GPIO2_A5
SDMMC1_D3	/ GMACO_RXD5	/ UART7_TX_M0	/ GPIO2_A6_U	E27	GPIO2_A6
SDMMC1_CMD	/ GMACO_TXD0	/ UART9_RX_M0	/ GPIO2_A7_U	E28	GPIO2_A7
SDMMC1_CLK	/ GMACO_TXD1	/ UART9_TX_M0	/ GPIO2_B0_d	D27	GPIO2_B0
SDMMC1_PWREN	/ I2C4_SDA_M1	/ UART8_RTSn_M0	/ CAN2_RX_M1	D26	GPIO2_B1
SDMMC1_SEB	/ I2C4_SCL_M1	/ UART8_CTSn_M0	/ CAN2_TX_M1	E25	GPIO2_B2
GMACO_TXD0	/ UART1_RX_M0	/ SPI1_CLK_M0	/ GPIO2_B3_U	F28	GPIO2_B3
GMACO_TXD1	/ UART1_TX_M0	/ SPI1_CS1_M0	/ GPIO2_B4_U	G27	GPIO2_B4
GMACO_TXEN	/ UART1_RTSn_M0	/ SPI1_MISO_M0	/ GPIO2_B5_U	G28	GPIO2_B5
GMACO_TXD0	/ UART1_CTSn_M0	/ SPI1_MISO_M0	/ GPIO2_B6_U	F27	GPIO2_B6
I2S2_SCLK_RX_M0	/ GMACO_RXD1	/ UART6_RTSn_M0	/ SPI1_MOSI_M0	H25	GPIO2_B7
I2S2_LBCK_RX_M0	/ GMACO_RXD2	/ UART6_CTSn_M0	/ SPI1_CS0_M0	F24	GPIO2_C0
I2S2_MCLK_M0	/ GMACO_RXD3	/ UART6_TX_M0	/ SPI2_CLK_M0	G23	GPIO2_C1
I2S2_SCLK_TX_M0	/ GMACO_MCLKINOUT	/ UART7_RTSn_M0	/ SPI2_MISO_M0	F25	GPIO2_C2
I2S2_LBCK_TX_M0	/ GMACO_MCLK	/ UART7_RTSn_M0	/ SPI2_MOSI_M0	H24	GPIO2_C3
I2S2_SDA_M0	/ GMACO_SDA	/ UART9_TX_M0	/ SPI2_CS1_M0	H23	GPIO2_C4
I2S2_SCL_M0	/ GMACO_SCL	/ UART9_TX_M0	/ SPI2_CS1_M0	F26	GPIO2_C5
CLK32K_OUT1	/ UART8_RX_M0	/ SPI1_CS1_M0	/ GPIO2_C6_d	E26	GPIO2_C6

RK3568
BGA636_19R00X19R00X1R20

Note: If VCCIO4 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!
If the VCCIO4 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO4 will be abnormally.
The VCCIO4 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO4 will be damaged!

Default WIFI+BT+PCM


GPIO2_A3	>>> SDMMC1_D0
GPIO2_A4	>>> SDMMC1_D1
GPIO2_A5	>>> SDMMC1_D2
GPIO2_A6	>>> SDMMC1_D3
GPIO2_A7	>>> SDMMC1_CMD
GPIO2_B0	>>> SDMMC1_CLK
GPIO2_B1	>>> WIFI_REG_ON_H_GPIO2_B1
GPIO2_B2	>>> WIFI_WAKE_HOST_H_GPIO2_B2
GPIO2_B3	>>> UART1_RX_M0
GPIO2_B4	>>> UART1_TX_M0
GPIO2_B5	>>> UART1_RTSn_M0
GPIO2_B6	>>> UART1_CTSn_M0
GPIO2_B7	>>> BT_REG_ON_H_GPIO2_B7
GPIO2_C0	>>> BT_WAKE_HOST_H_GPIO2_C0
GPIO2_C1	>>> HOST_WAKE_BT_H_GPIO2_C1
GPIO2_C2	>>> SOC_PCM_CLK
GPIO2_C3	>>> SOC_PCM_SYNC
GPIO2_C4	>>> SOC_PCM_OUT
GPIO2_C5	>>> SOC_PCM_IN
GPIO2_C6	>>> CLK32K_OUT1_WIFI



If a board needs to be compatible with two voltage choices, recommended to enable BOM_ID

RGMIIO

GPIO2_A3	>>> GMACO_RXD2
GPIO2_A4	>>> GMACO_RXD3
GPIO2_A5	>>> GMACO_RXD4
GPIO2_A6	>>> GMACO_RXD5
GPIO2_A7	>>> GMACO_TXD0
GPIO2_B0	>>> GMACO_TXD1
GPIO2_B1	>>> GMACO_TXD2
GPIO2_B2	>>> GMACO_TXD3
GPIO2_B3	>>> GMACO_TXD4
GPIO2_B4	>>> GMACO_TXD5
GPIO2_B5	>>> GMACO_TXEN
GPIO2_B6	>>> GMACO_TXD0
GPIO2_B7	>>> GMACO_RXD1
GPIO2_C0	>>> GMACO_RXD2
GPIO2_C1	>>> GMACO_RXD3
GPIO2_C2	>>> GMACO_MCLKINOUT
GPIO2_C3	>>> GMACO_MDC
GPIO2_C4	>>> GMACO_MDIO
GPIO2_C5	>>> GMACO_RXER



If a board needs to be compatible with two voltage choices, recommended to enable BOM_ID

Note: If Ethernet PHY uses other models, please note whether the default pull-up and pull-down of GPIO affect Ethernet PHY function

At present, TXEN will be affected if it defaults to high level need to add a 4.7K resistance to ground

Note: According to the actual choice of mounted Cannot be mounted at the same time Default:1.8V Select the voltage according to the application

RTL201F/YT8512C only support 3.3V IO VCCIO4 must be changed to 3.3V power supply

RK3568_N (VCCIO7 Domain)

U1000N


VCCIO7 Domain

Operating Voltage=1.8V/3.3V

PWM14_M1	/ SPI3_CLK_M1	/ CAN1_RX_M1	/ PCIE30X2_CLKREQ_M2	/ I2S3_MCLK_M1	/ GPIO4_C2_d
PWM15_TX_M1	/ SPI3_MOSI_M1	/ CAN1_TX_M1	/ PCIE30X2_WAKEN_M2	/ I2S3_SCLK_M1	/ GPIO4_C3_d
EDP_WPDEN_M0	/ SPI0_TX_M2	/ SATA2_ACT_LED	/ PCIE30X2_PERSH_M2	/ I2S3_LBCK_M1	/ GPIO4_C4_d
PWM14_M1	/ SPI3_CLK_M1	/ SATA2_ACT_LED	/ UART9_TX_M1	/ I2S3_SDA_M1	/ GPIO4_C5_d
PWM15_TX_M1	/ SPI3_MOSI_M1	/ SATA2_ACT_LED	/ UART9_TX_M1	/ I2S3_SCL_M1	/ GPIO4_C6_d
HDMITX_SCL	/ I2C5_SCL_M1	/ GPIO4_C7_U	/ HDMITX_SCL	/ HDMITX_SDA	/ GPIO4_C8_U
HDMITX_SDA	/ I2C5_SDA_M1	/ GPIO4_D0_U	/ HDMITX_CEC_M0	/ HDMITX_RST_L_GPIO4_D2	/ GPIO4_D2_d
HDMITX_CEC_M0	/ SPI1_CS1_M1	/ GPIO4_D1_U	/ HDMITX_RST_L_GPIO4_D2	/ GPIO4_D2_d	/ GPIO4_D2_d

RK3568
BGA636_19R00X19R00X1R20

Note: When use HDMI, HDMITX_SCL/SDA cannot be shared with other devices



If a board needs to be compatible with two voltage choices, recommended to enable BOM_ID

Note: If VCCIO7 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO7 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO7 will be abnormally.

The VCCIO7 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO7 will be damaged!

Default

GPIO4_C5	>>> UART9_TX_M1
GPIO4_C6	>>> UART9_RX_M1

GPIO4_C5	>>> SATA1_ACT_LED
GPIO4_C6	>>> SATA0_ACT_LED


Option

RK3568_O (SARADC/OTP)

U1000O


SARADC

Recovery/ SARADC_VIN0	KEY/RECOVERY	C1501	1	2	1nF	X5R 50V
SARADC_VIN1	HW ID	C1502	1	2	1nF	X5R 50V
SARADC_VIN2	HP HOOK	C1503	1	2	1nF	X5R 50V
SARADC_VIN3	BOM ID	C1504	1	2	1nF	X5R 50V
SARADC_VIN4		C1505	1	2	1nF	X5R 50V
SARADC_VIN5		C1506	1	2	1nF	X5R 50V
SARADC_VIN6		C1507	1	2	1nF	X5R 50V
SARADC_VIN7		C1508	1	2	1nF	X5R 50V



Note: Caps of between dashed green lines and U1000 should be placed under the U1000 package

Note: Must be mounted




Note: If there is no Key requirement, two test points must be reserved to facilitate firmware update


It is suggested to reserve a Key to facilitate the development debug

If SARADC_VIN0=0V at after power on and reset, then system will enter into loader mode.

>>> SARADC_VIN0_KEY/RECOVERY
>>> SARADC_VIN1_HW_ID
>>> SARADC_VIN2_HP_HOOK
>>> SARADC_VIN3_BOM_ID
>>> SARADC_VIN4
>>> SARADC_VIN5
>>> SARADC_VIN6
>>> SARADC_VIN7


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	15.RK3568_SARADC/GPIO		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	16		of 72

RK3568_P (MIPI_CSI_RX)



Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

RK3568_M (VCCIO6 Domain)



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Note:
If VCCIO6 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!
If the VCCIO6 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO6 will be abnormally.
The VCCIO6 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO6 will be damaged!


Note:
Camera MCLK can select the following clock:
1:CAM_CLKOUT0
2:CAM_CLKOUT1
3:CIF_CLKOUT
4:REFCLK_OUT(24MHz)

Attention to the voltage matching

Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

Support BT601 YCbCr 422 8bit input
Support BT656 YCbCr 422 8bit input
Support RAW 6/10/12bit input
Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input
BT1120 16bit Mode:
Default: D0-D7 <--> Y0-Y7, D8-D15 <--> C0-C7
Swap ON: D0-D7 <--> C0-C7, D8-D15 <--> Y0-Y7

GMAC	Direction	GEPHY	GMAC	Direction	FEPHY
GMACx_TXD0	----->	PHYx_TXD0	GMACx_TXD0	----->	PHYx_TXD0
GMACx_TXD1	----->	PHYx_TXD1	GMACx_TXD1	----->	PHYx_TXD1
GMACx_TXD2	----->	PHYx_TXD2			
GMACx_TXD3	----->	PHYx_TXD3			
GMACx_TXEN	----->	PHYx_TXEN	GMACx_TXEN	----->	PHYx_TXEN
GMACx_TXCLK	----->	PHYx_TXCLK			
GMACx_RXD0	<-----	PHYx_RXD0	GMACx_RXD0	<-----	PHYx_RXD0
GMACx_RXD1	<-----	PHYx_RXD1	GMACx_RXD1	<-----	PHYx_RXD1
GMACx_RXD2	<-----	PHYx_RXD2			
GMACx_RXD3	<-----	PHYx_RXD3			
GMACx_RXDV	<-----	PHYx_RXDV	GMACx_RXDV	<-----	PHYx_CRS_DV
GMACx_RXCLK	<-----	PHYx_RXCLK			
GMACx_RXER	<-----		GMACx_RXER	<-----	PHYx_RXER
GMACx_MDC	----->	PHYx_MDC	GMACx_MDC	----->	PHYx_MDC
GMACx_MDIO	<-----	PHYx_MDIO	GMACx_MDIO	<-----	PHYx_MDIO
ETHx_REFCLK0_25M	<-----	PHYx_OSC	ETHx_REFCLK0_25M	<-----	PHYx_OSC
GMACx_MCLKINOUT	<-----	PHYx_CLKOUT123 (option)	GMACx_MCLKINOUT	<-----	PHYx_TKX
GPIO	----->	PHYx_RSTn	GPIO	----->	PHYx_RSTn
GPIO	<-----	PHYx_INT/PMB	GPIO	<-----	PHYx_INT/PMB



RK3568_L (VCCIO5 Domain)

U1000L

VCCIO5 Domain

Operating Voltage=1.8V/3.3V


LCDC D0	/ VOP BT656 D0 M0	/ SPI0 MISO M1	/ PCIE20 CLKREQn M1	/ I2S1 MCLK M2	/ GPIO2 D0 d
LCDC D1	/ VOP BT656 D1 M0	/ SPI0 MOSI M1	/ PCIE20 WAKEN M1	/ I2S1 SCLK TX M2	/ GPIO2 D1 d
LCDC D2	/ VOP BT656 D2 M0	/ SPI0 CS0 M1	/ PCIE30X1 CLKREQn M1	/ I2S1 LRCK TX M2	/ GPIO2 D2 d
LCDC D3	/ VOP BT656 D3 M0	/ SPI0 CLK M1	/ PCIE30X1 WAKEN M1	/ I2S1 SDIO M2	/ GPIO2 D3 d
LCDC D4	/ VOP BT656 D4 M0	/ SPI2 CS1 M1	/ PCIE30X2 CLKREQn M1	/ I2S1 SDI1 M2	/ GPIO2 D4 d
LCDC D5	/ VOP BT656 D5 M0	/ SPI2 CS0 M1	/ PCIE30X2 WAKEN M1	/ I2S1 SDI2 M2	/ GPIO2 D5 d
LCDC D6	/ VOP BT656 D6 M0	/ SPI2 MOSI M1	/ PCIE30X2 PERSTn M1	/ I2S1 SDI3 M2	/ GPIO2 D6 d
LCDC D7	/ VOP BT656 D7 M0	/ SPI2 MISO M1	/ UART8 TX M1	/ I2S1 SDO0 M2	/ GPIO2 D7 d
LCDC CLK	/ VOP BT656 CLK M0	/ SPI2 CLK M1	/ UART8 RX M1	/ I2S1 SDO1 M2	/ GPIO3 A0 d
LCDC D8	/ VOP BT1120 D0	/ SPI1 CS0 M1	/ PCIE30X1 PERSTn M1	/ SDMMC2 D0 M1	/ GPIO3 A1 d
LCDC D9	/ VOP BT1120 D1	/ GMAC1 TXD2 M0	/ I2S3 MCLK M0	/ SDMMC2 D1 M1	/ GPIO3 A2 d
LCDC D10	/ VOP BT1120 D2	/ GMAC1 TXD3 M0	/ I2S3 SCLK M0	/ SDMMC2 D2 M1	/ GPIO3 A3 d
LCDC D11	/ VOP BT1120 D3	/ GMAC1 RXD2 M0	/ I2S3 LRCK M0	/ SDMMC2 D3 M1	/ GPIO3 A4 d
LCDC D12	/ VOP BT1120 D4	/ GMAC1 RXD3 M0	/ I2S3 SDO M0	/ SDMMC2 CMD M1	/ GPIO3 A5 d
LCDC D13	/ VOP BT1120 CLK	/ GMAC1 TXCLK M0	/ I2S3 SDI M0	/ SDMMC2 CLK M1	/ GPIO3 A6 d
LCDC D14	/ VOP BT1120 D5	/ GMAC1 RXCLK M0	/ SDMMC2 DET M1	/ GPIO3 A7 d	
LCDC D15	/ VOP BT1120 D6	/ ETH1 REFCLK0 25M M0	/ SDMMC2 PWREN M1	/ GPIO3 B0 d	
LCDC D16	/ VOP BT1120 D7	/ GMAC1 RXD0 M0	/ UART4 RX M1	/ PWM8 M0	/ GPIO3 B1 d
LCDC D17	/ VOP BT1120 D8	/ GMAC1 RXD1 M0	/ UART4 TX M1	/ PWM9 M0	/ GPIO3 B2 d
LCDC D18	/ VOP BT1120 D9	/ GMAC1 RXDV CRS M0	/ I2C5 SCL M0	/ PDM SDI0 M2	/ GPIO3 B3 d
LCDC D19	/ VOP BT1120 D10	/ GMAC1 RXER M0	/ I2C5 SDA M0	/ PDM SDI1 M2	/ GPIO3 B4 d
LCDC D20	/ VOP BT1120 D11	/ GMAC1 TXD0 M0	/ I2C3 SCL M1	/ PWM10 M0	/ GPIO3 B5 d
LCDC D21	/ VOP BT1120 D12	/ GMAC1 TXD1 M0	/ I2C3 SDA M1	/ PWM11 IR M0	/ GPIO3 B6 d
LCDC D22	/ PWM12 M0	/ GMAC1 TXEN M0	/ UART3 TX M1	/ PDM SDI2 M2	/ GPIO3 B7 d
LCDC D23	/ PWM13 M0	/ GMAC1 MCLKINOUT M0	/ UART3 RX M1	/ PDM SDI3 M2	/ GPIO3 C0 d
LCDC HSYNC	/ VOP BT1120 D13	/ SPI1 MOSI M1	/ PCIE20 PERSTn M1	/ I2S1 SDO2 M2	/ GPIO3 C1 d
LCDC VSYNC	/ VOP BT1120 D14	/ SPI1 MISO M1	/ UART5 TX M1	/ I2S1 SDO3 M2	/ GPIO3 C2 d
LCDC DEN	/ VOP BT1120 D15	/ SPI1 CLK M1	/ UART5 RX M1	/ I2S1 SCLK RX M2	/ GPIO3 C3 d
PWM14 M0	/ VOP PWM M1	/ GMAC1 MDC M0	/ UART7 TX M1	/ PDM CLK1 M2	/ GPIO3 C4 d
PWM15 IR M0	/ SPDIF TX M1	/ GMAC1 MDIO M0	/ UART7 RX M1	/ I2S1 LRCK RX M2	/ GPIO3 C5 d

RK3568

BGA636_19R00X19R00X1R20

If a board needs to be compatible with two voltage choices, recommended to enable BOM_ID

VCCIO5_1
VCCIO5_2



Note:

If VCCIO5 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO5 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO5 will be abnormally.

The VCCIO5 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO5 will be damaged!

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Default
PCIe slot

GPIO3 B6 << PCIE20_PRSTn_L_GPIO3_B6

PCIe Ethernet

GPIO3 B6 << PCIE_ETH_ISOLATE_L_GPIO3_B6

QSGMII/SGMII

GPIO3 C4 << GMAC1_MDC_M0
GPIO3 C5 << GMAC1_MDIO_M0

Default
UART7

GPIO3 C4 << UART7_TX_M1
GPIO3 C5 << UART7_RX_M1

Option

Option

Default

GPIO3 B7 << UART3_TX_M1
GPIO3 C0 << UART3_RX_M1

GPIO3 B7 << GMAC0_RSTn_GPIO3_B7
GPIO3 C0 << GMAC0_INT/PMEB_GPIO3_C0

Option

Rockchip Confidential

Rockchip
瑞芯微电子

Rockchip Electronics Co., Ltd

Project: RK3568_AIoT_REF_SCH

File: 18.RK3568_VO Interface_2

Date: Wednesday, June 16, 2021

Rev: V1.1

Designed by: Zhangdz

Reviewed by: Default

Sheet: 19 of 72

RK3568_H (VCCIO1 Domain)

U1000H


VCCIO1 Domain

Operating Voltage=1.8V/3.3V


I2C3 SDA M0	/ UART3 RX M0	CAN1 RX M0	/ AUDIOPWM LOUT P / ACODEC ADC DATA	/ GPIO1 A0 u
I2C3 SCL M0	/ UART3 TX M0	CAN1 TX M0	/ AUDIOPWM LOUT N / ACODEC ADC CLK	/ GPIO1 A1 u
I2S1 MCLK M0	/ UART3 RTSn M0	SCR CLK	/ PCIE30X1 PERSTn M2	/ GPIO1 A2 d
I2S1 SCLK TX M0	/ UART3 CTSn M0	SCR IO	/ PCIE30X1 WAKEn M2	/ ACODEC DAC CLK
I2S1 SCLK RX M0	/ UART4 RX M0	PDM CLK1 M0	/ SPDIF TX M0	/ GPIO1 A4 d
I2S1 LRCK TX M0	/ UART4 RTSn M0	SCR RST	/ PCIE30X1 CLKREQn M2	/ ACODEC DAC SYNC
I2S1 LRCK RX M0	/ UART4 TX M0	PDM CLK0 M0	/ AUDIOPWM ROUT P	/ GPIO1 A6 d
I2S1 SDO0 M0	/ UART4 CTSn M0	SCR DET	/ AUDIOPWM ROUT N / ACODEC DAC DATAL	/ GPIO1 A7 d
I2S1 SDO1 M0	I2S1 SDI3 M0	PDM SDI3 M0	/ PCIE20 CLKREQn M2	/ ACODEC DAC DATAR
I2S1 SDO2 M0	I2S1 SDI2 M0	PDM SDI2 M0	/ PCIE20 WAKEn M2	/ ACODEC ADC SYNC
I2S1 SDO3 M0	I2S1 SDI1 M0	PDM SDI1 M0	/ PCIE20 PERSTn M2	/ GPIO1 B1 d
	I2S1 SDI0 M0	PDM SDI0 M0		/ GPIO1 B2 d
				/ GPIO1 B3 d

RK3568
BGA636_19R00X19R00X1R20

VCCIO1



VCCIO1 ACODEC Default 3.3V



Note:

If VCCIO1 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO1 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO1 will be abnormally.

The VCCIO1 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO1 will be damaged!

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential


Rockchip
瑞芯微电子

Rockchip Electronics Co., Ltd


Project:	RK3568_AIoT_REF_SCH		
File:	19.RK3568_Audio Interface		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	20	of	72

12V/3A DCIN



Note:
With SATA,PCIe, the current is estimated according to the actual number of SATA,PCIe




VCC3V3_SYS



VCC5V0_SYS



VCC5V0_USB



EXT_EN

Rockchip
瑞芯微电子

Rockchip Electronics Co., Ltd

Project: RK3568_AIoT_REF_SCH

File: 20.Power_DC IN

Date: Wednesday, June 16, 2021


Designed by: Zhangbz

Rev: V1.1

Reviewed by: Default

Sheet: 21 of 72


Rockchip Confidential




RTC IC --Option

Note:

The power off hold time scheme is required,
It is recommended to use external RTC IC
But, it will not support the timing poweron function



Address:Read A3H,Write A2H





According to the actual product assigned to the LCM

Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Optional 1.8V	FLASH_VOL_SEL --> Logic=L (Default)
SPI flash	Default 1.8V, Optional 3.3V	FLASH_VOL_SEL --> Logic=H (Default)


Note:

According to the actual choice of mounted
Cannot be mounted at the same time




Note:
FLASH_VOL_SEL state decided
to VCCIO2 domain IO driven by default
Logic=L: 3.3V IO driven
Logic=H: 1.8V IO driven

When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship,
its function will be abnormally (for example, it cannot be started normally) or IO will be damaged.



Rockchip Confidential

Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	31.DRAM-DDR3_4X16bit_96P		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	26	of	72




4P216SD6

Signal	Pin	IO Type	Drive	Component	Value	Notes
DDR4_CLKP	R3300	1				
DDR4_CLKN	R3301	1				
2 OR R0201	DDR4_CLKP	R3303	1			
2 OR R0201	DDR4_CLKN	R3305	1			
2 OR R0201	DDR4_CKE	R3307	1			
2 OR R0201	DDR4_CS0n	R3309	1			
2 OR R0201	DDR4_ODF0	R3311	1			

Notes:
Close to SOC


```


graph TD
    VCC_DDR((VCC_DDR)) --- R1[1Ω] --- C3303[C3303  
1nF] --- K5R[K5R  
50V] --- C0402[C0402]
    DDRPHY_VREFOUT[DDRPHY_VREFOUT] --- R2[1Ω] --- C3304[C3304  
1nF] --- K5R2[K5R  
50V] --- C0402_2[C0402]
    GND1[GND]
    VCC3V3_SYS((VCC3V3_SYS)) --- R3[1Ω] --- C3322[C3322  
1μF] --- K5R3[K5R  
10V] --- C0402_3[C0402]
    GND2[GND]
    VCC3V3_PMU((VCC3V3_PMU))
    GND3[GND]
    C3321[C3321  
100nF] --- K5R4[K5R  
10V] --- C0402_4[C0402]
    GND4[GND]
    C3345[C3345  
100nF] --- K5R5[K5R  
10V] --- C0402_5[C0402]
    GND5[GND]
  
```




The image shows a detailed PCB layout for a DDR4P416DD6 module. The layout includes various components and traces, with a large 'KOMPAKT' watermark across the center. Key components and traces include:


- Top Section:** A series of components labeled C3401, C3402, C3403, C3404, C3405, C3406, C3407, C3408, C3409, C3410, C3411, C3412, C3413, C3414, C3415, C3416, C3417, C3418, C3419, C3420, C3421, C3422, C3423, C3424, C3425, C3426, C3427, C3428, C3429, C3430, C3431, C3432, C3433, C3434, C3435, C3436, C3437, C3438, C3439, C3440, C3441, C3442, C3443, C3444, C3445, C3446, C3447, C3448, C3449, C3450, C3451, C3452, C3453, C3454, C3455, C3456, C3457, C3458, C3459, C3460, C3461, C3462, C3463, C3464, C3465, C3466, C3467, C3468, C3469, C3470, C3471, C3472, C3473, C3474, C3475, C3476, C3477, C3478, C3479, C3480, C3481, C3482, C3483, C3484, C3485, C3486, C3487, C3488, C3489, C3490, C3491, C3492, C3493, C3494, C3495, C3496, C3497, C3498, C3499, C3500, C3501, C3502, C3503, C3504, C3505, C3506, C3507, C3508, C3509, C3510, C3511, C3512, C3513, C3514, C3515, C3516, C3517, C3518, C3519, C3520, C3521, C3522, C3523, C3524, C3525, C3526, C3527, C3528, C3529, C3530, C3531, C3532, C3533, C3534, C3535, C3536, C3537, C3538, C3539, C3540, C3541, C3542, C3543, C3544, C3545, C3546, C3547, C3548, C3549, C3550, C3551, C3552, C3553, C3554, C3555, C3556, C3557, C3558, C3559, C3560, C3561, C3562, C3563, C3564, C3565, C3566, C3567, C3568, C3569, C3570, C3571, C3572, C3573, C3574, C3575, C3576, C3577, C3578, C3579, C3580, C3581, C3582, C3583, C3584, C3585, C3586, C3587, C3588, C3589, C3590, C3591, C3592, C3593, C3594, C3595, C3596, C3597, C3598, C3599, C3600, C3601, C3602, C3603, C3604, C3605, C3606, C3607, C3608, C3609, C3610, C3611, C3612, C3613, C3614, C3615, C3616, C3617, C3618, C3619, C3620, C3621, C3622, C3623, C3624, C3625, C3626, C3627, C3628, C3629, C3630, C3631, C3632, C3633, C3634, C3635, C3636, C3637, C3638, C3639, C3640, C3641, C3642, C3643, C3644, C3645, C3646, C3647, C3648, C3649, C3650, C3651, C3652, C3653, C3654, C3655, C3656, C3657, C3658, C3659, C3660, C3661, C3662, C3663, C3664, C3665, C3666, C3667, C3668, C3669, C3670, C3671, C3672, C3673, C3674, C3675, C3676, C3677, C3678, C3679, C3680, C3681, C3682, C3683, C3684, C3685, C3686, C3687, C3688, C3689, C3690, C3691, C3692, C3693, C3694, C3695, C3696, C3697, C3698, C3699, C3700, C3701, C3702, C3703, C3704, C3705, C3706, C3707, C3708, C3709, C3710, C3711, C3712, C3713, C3714, C3715, C3716, C3717, C3718, C3719, C3720, C3721, C3722, C3723, C3724, C3725, C3726, C3727, C3728, C3729, C3730, C3731, C3732, C3733, C3734, C3735, C3736, C3737, C3738, C3739, C3740, C3741, C3742, C3743, C3744, C3745, C3746, C3747, C3748, C3749, C3750, C3751, C3752, C3753, C3754, C3755, C3756, C3757, C3758, C3759, C3760, C3761, C3762, C3763, C3764, C3765, C3766, C3767, C3768, C3769, C3770, C3771, C3772, C3773, C3774, C3775, C3776, C3777, C3778, C3779, C3780, C3781, C3782, C3783, C3784, C3785, C3786, C3787, C3788, C3789, C3790, C3791, C3792, C3793, C3794, C3795, C3796, C3797, C3798, C3799, C3800, C3801, C3802, C3803, C3804, C3805, C3806, C3807, C3808, C3809, C3810, C3811, C3812, C3813, C3814, C3815, C3816, C3817, C3818, C3819, C3820, C3821, C3822, C3823, C3824, C3825, C3826, C3827, C3828, C3829, C3830, C3831, C3832, C3833, C3834, C3835, C3836, C3837, C3838, C3839, C3840, C3841, C3842, C3843, C3844, C3845, C3846, C3847, C3848, C3849, C3850, C3851, C3852, C3853, C3854, C3855, C3856, C3857, C3858, C3859, C3860, C3861, C3862, C3863, C3864, C3865, C3866, C3867, C3868, C3869, C3870, C3871, C3872, C3873, C3874, C3875, C3876, C3877, C3878, C3879, C3880, C3881, C3882, C3883, C3884, C3885, C3886, C3887, C3888, C3889, C3890, C3891, C3892, C3893, C3894, C3895, C3896, C3897, C3898, C3899, C3900, C3901, C3902, C3903, C3904, C3905, C3906, C3907, C3908, C3909, C3910, C3911, C3912, C3913, C3914, C3915, C3916, C3917, C3918, C3919, C3920, C3921, C3922, C3923, C3924, C3925, C3926, C3927, C3928, C3929, C3930, C3931, C3932, C3933, C3934, C3935, C3936, C3937, C3938, C3939, C3940, C3941, C3942, C3943, C3944, C3945, C3946, C3947, C3948, C3949, C3950, C3951, C3952, C3953, C3954, C3955, C3956, C3957, C3958, C3959, C3960, C3961, C3962, C3963, C3964, C3965, C3966, C3967, C3968, C3969, C3970, C3971, C3972, C3973, C3974, C3975, C3976, C3977, C3978, C3979, C3980, C3981, C3982, C3983, C3984, C3985, C3986, C3987, C3988, C3989, C3990, C3991, C3992, C3993, C3994, C3995, C3996, C3997, C3998, C3999, C4000, C4001, C4002, C4003, C4004, C4005, C4006, C4007, C4008, C4009, C4010, C4011, C4012, C4013, C4014, C4015, C4016, C4017, C4018, C4019, C4020, C4021, C4022, C4023, C4024, C4025, C4026, C4027, C4028, C4029, C4030, C4031, C4032, C4033, C4034, C4035, C4036, C4037, C4038, C4039, C4040, C4041, C4042, C4043, C4044, C4045, C4046, C4047, C4048, C4049, C4050, C4051, C4052, C4053, C4054, C4055, C4056, C4057, C4058, C4059, C4060, C4061, C4062, C4063, C4064, C4065, C4066, C4067, C40








eMMC Flash




Note:

No need to double layout with Nand Flash, 0R resistor can be omitted




Note:

If Flash is compatible, please notice when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted



EMMC B153 2L @eMMC
BGA153_13RX11R5X0R9_2L



瑞芯微电子

Rockchip Electronics Co., Ltd

Project:

RK3568_AIoT_REF_SCH

File:

40.Flash-eMMC Flash

Date:

Wednesday, June 16, 2021

Rev:

V1.1

Designed by:

Zhangdz

Reviewed by:

Default

Sheet:

33 of 72

Rockchip Confidential

Nand Flash

>>>eMMC_D0/FLASH_D0
>>>eMMC_D1/FLASH_D1
>>>eMMC_D2/FLASH_D2
>>>eMMC_D3/FLASH_D3
>>>eMMC_D4/FLASH_D4
>>>eMMC_D5/FLASH_D5
>>>eMMC_D6/FLASH_D6
>>>eMMC_D7/FLASH_D7

>>>eMMC_CMD/FLASH_WRn

>>>eMMC_CLKOUT/FLASH_DQS


>>>eMMC_DATA_STROBE/FLASH_CLE

>>>eMMC_RSTn/FSPI_D2/FLASH_WPn
>>>FSPI_CLK/FLASH_ALE
>>>FSPI_D0/FLASH_RDY
>>>FSPI_D1/FLASH_RDn
>>>FSPI_CS0n/FLASH_CS0n
>>>FSPI_D3/FLASH_CS1n

Signal	Pin	Value	Resistor	Value	Signal
eMMC_DATA_STROBE/FLASH_CLE	R4100	1 @Nand	2 OR	5%	FLASH_CLE
Place at branch point and eMMC_DATA_STROBE Signal					
eMMC_CLKOUT/FLASH_DQS	R4101	1 @Nand	2 OR	5%	FLASH_DQS
Place at branch point and eMMC_CLKOUT Signal					
eMMC_CMD/FLASH_WRn	R4102	1 @Nand	2 OR	5%	FLASH_WRn
Place at branch point and eMMC_CMD Signal					

Note:

No need to double layout with eMMC, 0R resistor can be omitted



Note:

If use SLC Nand, This Resistance is DNP

Note:


If use Toshiba and Sandisk DDR mode, VCCQ1 and VCCQ4 must be connected to VCCIO_FLASH.

V1.1



Note:

If Flash is compatible, please notice when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted

Rockchip Confidential

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	41.Flash-Nand Flash(Optional)		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	34 of 72		


MicroSD Card



Close to MicroSD Card


MicroSD Card

Rockchip Confidential

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	42.Flash-MicroSD Card		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 35 of 72


SPI Flash

- >>FSPI_CLK/FLASH_ALE
- >>FSPI_D0/FLASH_RDY
- >>FSPI_D1/FLASH_RDn
- >>eMMC_RSTn/FSPI_D2/FLASH_WPn
- >>FSPI_D3/FLASH_CS1n
- >>FSPI_CS0n/FLASH_CS0n




Note:
Default: 1.8V

Support:
1bit SPI NOR or SPI NAND
4bit SPI NOR or SPI NAND



Note:
If Flash is compatible, please notice
when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted
when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted
when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted








 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	43.Flash-SPI FLASH(Optional)		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 36 of 72

Camera0 Power supply



Camera1 Power supply

Note:



When the binocular camera is used,
If separate control is required,
separate power supply is recommended



Camera0:MIPI_CSI_RX 2Lanes






Camera1:MIPI_CSI_RX 2Lanes



Rockchip Confidential




Rockchip Electronics Co., Ltd			
瑞芯微电子			
Project:	RK3568_AIoT_REF_SCH		
File:	48.VI-Camera_MIPI_CSI_2x 2Lanes		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	39 of 72

HDMI1.4 RX

 $C_j \leq 0.4 \text{ pF}$ 

```
HDMIRX_DET_L--->SOC--->SOC I2C--->RK628D--->HDMI_RX_HPDCOUT
HDMIRX_DET_L=Low ---> HDMI_RX_HPDCOUT=High
```



Note:
RK3568 is in sleep state.
To support the insertion of
HDMI RX interrupt wake-up,
GPIO needs to be assigned to
PMUIO0 or PMUIO1 or PMUIO2 domain



Port	EVN	LVDS Mode	MIPI DSI TX Mode	GVZ Mode	MIPI CSI TX
Vout0	G2	LVDS0_D0P	D010_D0P	GVZ D0P	CSI0_D0P
	G3	LVDS0_D0N	D010_D0N	GVZ D0N	CSI0_D0N
	F2	LVDS0_D1P	D010_D1P	GVZ D1P	CSI0_D1P
	F3	LVDS0_D1N	D010_D1N	GVZ D1N	CSI0_D1N
	G4	LVDS0_D2P	D010_D2P	GVZ D2P	CSI0_D2P
	G1	LVDS0_D2N	D010_D2N	GVZ D2N	CSI0_D2N
	E1	LVDS0_C0EN	D010_C0EN	GVZ C0EN	CSI0_C0EN
	E2	LVDS0_C0EN	D010_C0EN	GVZ C0EN	CSI0_C0EN
	O1	LVDS0_D2EN	D010_D2EN	GVZ D2EN	CSI0_D2EN
	O2	LVDS0_D2EN	D010_D2EN	GVZ D2EN	CSI0_D2EN
Port1	A3	LVDS1_D0P	D011_D0P	GVZ D0P	NC
	B2	LVDS1_D0N	D011_D0N	GVZ D0N	
	A3	LVDS1_D1P	D011_D1P	GVZ D1P	
	B3	LVDS1_D1N	D011_D1N	GVZ D1N	
	A4	LVDS1_C0EN	D011_C0EN	GVZ C0EN	
	B4	LVDS1_C0EN	D011_C0EN	GVZ C0EN	
	A5	LVDS1_D2P	D011_D2P	GVZ D2P	
	B5	LVDS1_D2N	D011_D2N	GVZ D2N	
	A6	LVDS1_D3P	D011_D3P	GVZ D3P	
	B6	LVDS1_D3N	D011_D3N	GVZ D3N	

I2C address configuration:




I2C_SEL	I2C_ADDR
0	7'b1010000
1	7'b1010001





HDMI2.0 TX


>>HDMI_TX2P_PORT
 >>HDMI_TX2N_PORT
 >>HDMI_TX1P_PORT
 >>HDMI_TX1N_PORT
 >>HDMI_TX0P_PORT
 >>HDMI_TX0N_PORT
 >>HDMI_TXCLKP_PORT
 >>HDMI_TXCLKN_PORT

>>HDMITX_SCL
 >>HDMITX_SDA
 >>HDMITX_CEC_M0
 >>HDMI_TX_HPDIN



$$C_j \leq 0.4 \text{ pF}$$





 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	50.VO-HDMI2.0 TX		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	41		of 72

Single-MIPI0 LCM

>> MIPI_DSI_TX0_D0P/LVDS_TX0_D0P
 >> MIPI_DSI_TX0_D0N/LVDS_TX0_D0N
 >> MIPI_DSI_TX0_D1P/LVDS_TX0_D1P
 >> MIPI_DSI_TX0_D1N/LVDS_TX0_D1N
 >> MIPI_DSI_TX0_D2P/LVDS_TX0_D2P
 >> MIPI_DSI_TX0_D2N/LVDS_TX0_D2N
 >> MIPI_DSI_TX0_D3P/LVDS_TX0_D3P
 >> MIPI_DSI_TX0_D3N/LVDS_TX0_D3N
 >> MIPI_DSI_TX0_CLKP/LVDS_TX0_CLKP
 >> MIPI_DSI_TX0_CLKN/LVDS_TX0_CLKN



>> LCD0_BL_PWM4



Single- MIPI1 LCM

>> MIPI_DSI_TX1_D0P
 >> MIPI_DSI_TX1_D0N
 >> MIPI_DSI_TX1_D1P
 >> MIPI_DSI_TX1_D1N
 >> MIPI_DSI_TX1_D2P
 >> MIPI_DSI_TX1_D2N
 >> MIPI_DSI_TX1_D3P
 >> MIPI_DSI_TX1_D3N
 >> MIPI_DSI_TX1_CLKP
 >> MIPI_DSI_TX1_CLKN

>> LCD1_BL_PWM5




LCD5201
 LTL089CL02-W02
 FB26-45S-03SHW





LCD5201
 LTL089CL02-W02
 FB26-45S-03SHW

Rockchip 瑞芯微电子 Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	S2.VO-LCM_MIPI_DSI_TX0/TX1		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangtz	Reviewed by:	Default
		Sheet:	42 of 72


Rockchip Confidential



Single-LVDS LCM




Rockchip Confidential

		Rockchip Electronics Co., Ltd	
Project:		RK3568_AIoT_REF_SCH	
File:		54.VO-LCM_LVDS_TX	
Date:		Wednesday, June 16, 2021	Rev:
Designed by:		Zhangdz	V1.1
Reviewed by:		Default	Sheet:
			44 of 72

Single-eDP LCM

Note:



For EDP displays with edp1.2a or above,
the bias resistors R5600 and R5601 of aux
are not mounted.




Rockchip Confidential

Touch Panel connector


>>I2C1_SCL_TP
<<I2C1_SDA_TP
>>TP_INT_L_GPIO0_B5
>>TP_RST_L_GPIO0_B6



 瑞芯微电子		Rockchip Electronics Co., Ltd				
Project:	RK3568_AIoT_REF_SCH					
File:	58.TP Connector_COF					
Date:	Wednesday, June 16, 2021				Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	46 of 72	

VGA OUT

Default:RTD2166
CH7517,IT6516:Can also support





Rockchip Confidential

Rockchip 瑞芯微电子			
Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	S9.VO-VGA Output(eDP To VGA)		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	47	of	72


SDIO WIFI/BT MODULE

And Giga PHY0 Option




OPTION	WIFI				BT	Crystals	VDDIO	Option1	Option2	Option3	Option4
	a	b/g/n	ac	5GHz							
AW-CM256SM	Yes	Yes	Yes	Yes	4.2	37.4MHz	1.71~3.6V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	Yes
AP6236/AP6212	No	Yes	No	No	4.2/4.0	26MHz	1.71~3.6V	Yes	Yes	No	Yes
AP6256/AP6255	Yes	Yes	Yes	Yes	5.0/4.2	37.4MHz	1.71~3.6V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	Yes
RTL8189ETV Module F89FTSM12-W3	No	Yes	No	No	No	Module Integrated	1.8~3.3V	No	No	No	No
RTL8723BS Module F23BDSM23-W2	No	Yes	No	No	4.0	Module Integrated	1.62~3.6V	No	No	No	No
RTL8723DS Module 6223A-SRD	No	Yes	No	No	4.2	Module Integrated	1.62~3.6V	No	No	No	No
QCA9377 Module 8223A-SR	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7~3.45V	No	No	No	Yes
RTL8821CS Module 6221A-SRC	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7~3.45V	No	No	No	No

Rockchip Confidential




Using RTL8189ETV/FTV modules, please notice
WIFI REG ON is on pin12 or pin34, choose according to the actual condition.




Using RTL8189ETV/FTV modules, please notice
WIFI REG ON is on pin12 or pin34, choose according to the actual condition.

Note:
Yes: option circuit be mounted
No: option circuit not be mounted

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	60.WIFI/BT-SDMMC1_1T1R + UART		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangtz	Reviewed by: Default	Sheet: 48 of 72

SDIO WIFI/BT MODULE-2T2R

And Giga PHY0 Option




Note:


If ultra low standby power consumption is required, please contact RK to reallocate GPIO and Power

Note:

Adjusted the load capacitance according to the crystal specification.



Option1



Note:

According to the actual choice of mounted Cannot be mounted at the same time


Please choose IO voltage values according to the real mounted module and modify the corresponding software configuration.

If a board needs to be compatible with two voltage choices, recommended to enable BOM_ID


For AP6398S

Note:

If an external RTC IC is required, it is recommended to use the output of the RTC IC




Option3




For AP6398SR3

50 Ohm RF trace



Only AP6398S




OPTION	WIFI				BT	Crystals	VDDIO	Option1	Option2	Option3
	a	b/g/n	ac	5GHz						
AP6398S	Yes	Yes	Yes	Yes	5.0	37.4MHz	1.71-3.6V	Yes	Yes	Yes
AP6356S	Yes	Yes	Yes	Yes	4.1	37.4MHz	1.71-3.6V	Yes	Yes	Yes
RTL8822BS Module	Yes	Yes	Yes	Yes	4.1	Module Integrated	1.71-3.6V	No	No	No

Note:

Yes: option circuit be mounted
No: option circuit not be mounted

Rockchip Confidential

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	62.WIFI/BT-SDMMC1_2T2R + UART		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangtz	Reviewed by:	Default
		Sheet:	49 of 72

Note:
If ultra low standby power consumption is required, please contact RK to reallocate GPIO and Power





—————>>>PCIE20_TXP
 —————>>>PCIE20_TXN
 —————>>>PCIE20_RXP
 —————>>>PCIE20_RXN
 —————>>>PCIE20_REFCLKP
 —————>>>PCIE20_REFCLKN


 —————<<<PCIE20_CLKREQn_M1

 —————<<<PCIE20_WAKEn_M1

 —————>>>PCIE20_PERSTn_M1

Note:
Adjusted the load capacitance
according to the crystal specification.



 <div style="display: inline-block; vertical-align: middle;"> Rockchip Electronics Co., Ltd 瑞芯微电子 </div>			
Project:	RK3568_AIoT_REF_SCH		
File:	64.WIFI6/BT-PCIe_2T2R + UART		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	50 of 72

And SDIO WIFI Option

```

>>> GMAC0_TXD0
>>> GMAC0_TXD1
>>> GMAC0_TXEN

>>> GMAC0_RXD0
>>> GMAC0_RXD1
>>> GMAC0_RXDV_CRS
>>> GMAC0_RXER

<<< GMAC0_MCLKINOUT


>>> GMAC0_MDC
>>> GMAC0_MDIO

>>> ETH0_REFCLK_25M


>>> GMAC0_RSTn GPIO3_B7

```


Default



Default: Refclk:MAC output,PHY input



RTL8201F/YT8512C only support 3.3V IO
VCCIO4 must be changed to 3.3V power supply





Pull Low for RMII REF_CLK Output mode
Pull High for RMII REF_CLK Input mode(default)

Pull High for RMII mode(default)

Pull Low for UTP Mode(default)
Pull High for Fiber Mode


Pull Low for LED0 Mode(default)
Pull High for WOL Mode WOL:Wake-on-LAN




PHY Address Config

PHY Address	PHYAD[1:0]
1 (default)	2'b01

Default
Refclk:MAC output,PHY input




Refclk:MAC input,PHY output



Note: For YT8512C













If GMAC0_RXDV_CRS has pull-up resistance by default, then 4.7K pull-down resistance is required






Giga PHY0

And SDIO WIFI Option

GMACO_TXD0
GMACO_TXD1
GMACO_TXD2
GMACO_TXD3
GMACO_TXEN
GMACO_TXCLK
GMACO_RXD0
GMACO_RXD1
GMACO_RXD2
GMACO_RXD3
GMACO_RXDV_CRS
GMACO_RXCLK
ETH0_REFCLK0_25M
GMACO_MCLKINOUT
GMACO_MDC
GMACO_MDIO
GMACO_RSTn_GPIO3_B7
GMACO_INT/FMEEB_GPIO3_C0












RGMI Power Source	CFG EXT	CFG LDO[1:0]
External 3.3V	1'b1	2'b00
External 1.8V	1'b1	2'b10
Internal 1.8V (default)	1'b0	2'b10




Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	67.Ethernet-GEPHY_RGMII0		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	52	of	72


PCIE Ethernet

PCIE20_TXP
PCIE20_TXN
PCIE20_RXP
PCIE20_RXN
PCIE20_REFCLKP
PCIE20_REFCLKN
PCIE20_CLKREQn_M1
PCIE20_WAKEn_M1
PCIE20_PERStn_M1
PCIE_ETH_ISOLATE_L_GPIO3_B6







For Headphone design,
HP SNS connect to GND near the Jack.



Place 0ohm resistor close to GND pin of Headphone Jack ,
at layout,HP_SNS walks in the middle of HPL/HPR and acts as an accompanying line to avoid interference.



Place 100hm resistor close to GND pin of Headphone Jack ,
at layout,HP_SNS walks in the middle of HPL/HPR and acts as an accompanying line to avoid interference.



RK3568 is in sleep state.
To support the insertion of
HP interrupt wake-up,
GPIO needs to be assigned to
PMUIO0 or PMUIO1 or PMUIO2 domain

For Headphone design,
HP SNS connect to GND near the Jack


Rockchip Confidential

Project:	RK3568_AIoT_REF_SCH				
File:	70.Audio-Headphone Port				
Date:	Wednesday, June 16, 2021			Rev:	V1.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	55 of 72


SPKN_OUT
SPKE_OUT

MIC1_INP
MIC1_INN

Default MIC for 3-pole Headphone Jack




Option MIC for 4-pole Headphone Jack




SPK

Note: 8ohm/1.3W
Speaker Output




Rockchip Confidential



 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	71.Audio-SingleMic+RK809_SPK		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	56 of 72





(External ADC, better performance)






(Available while No MIC is connected to RK809-5)
(cost-effective)




Equal spacing arrangement; according to mic algorithm




Equal spacing arrangement; according to mic algorithm



Note: 8ohm/1.3W
Speaker Output




MicArray




VCCIO_A00B0C 3.3V as default


MIC1



MIC2




Equal spacing arrangement; according to mic algorithm




For 4MIC Array Applications

VCCIO_A00B0C 3.3V as default


MIC3



MIC4




Loopback for Dual Speakers



Speaker Output


Note: 4ohm/3W



Layout note:




For NO Headphone design, HP_SNS connect to GND near the PMIC.



SATA3.0 Port0 Option

And USB3 OTG0 option, Can support SATA0+USB2 OTG0




NOTES:

1:The SATA differential trace impedance is 100 OHM.
The SATA trace length is less than 5 inch.
2:10nF close to connector

SATA3.0 Port1 Option

And USB3 HOST1 option, Can support SATA1+USB2 HOST1




NOTES:

1:The SATA differential trace impedance is 100 OHM.
The SATA trace length is less than 5 inch.
2:10nF close to connector

SATA3.0 Port2

And PCIe2.0 option





NOTES:

1: The SATA differential trace impedance is 100 OHM.
The SATA trace length is less than 5 inch.
2: 10nF close to connector

SATA Power

The current is estimated according to the actual number of SATA
High power switching separate power supply is recommended for more than 2



Option


PCIE20_TXP
PCIE20_TXN
PCIE20_RXP
PCIE20_RXN
PCIE20_REFCLKP
PCIE20_REFCLKN

PCIE20_CLKREQn_M1
PCIE20_WAKEn_M1
PCIE20_PERStn_M1

PCIE20_PRSNT_L_GPIO3_B6


PCIE_PWRn_H_GPIO0_D4

PCIE20_CLKREQn_M1	R8300	1	2	22R	5%	PCIE20_CLKREQn_3V3_L
PCIE20_WAKEn_M1	R8301	1	2	22R	5%	PCIE20_WAKEn_3V3_L
PCIE20_PERStn_M1	R8302	1	2	22R	5%	PCIE20_PERStn_3V3_L
PCIE20_PRSNT_L_GPIO3_B6	R8303	1	2	22R	5%	PCIE20_PRSNT_3V3_L





PCIE20_TXP	C8301	1	2	100nF	C0201 X5R 10V	PCIE20_TX_P
PCIE20_TXN	C8302	1	2	100nF	C0201 X5R 10V	PCIE20_TX_N
PCIE20_PRSNT_3V3_L						
Hot-plug						


PCIe2.0 x1 Slot





10W Slot:
12V 0.5Amax
3.3V 3Amax
3.3Vaux 0.375Amax




Note:
According to the actual choice of mounted
Cannot be mounted at the same time





Rockchip 瑞芯微电子			
Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	83.PCIE-PCIE2.0_1x1Lane_RC_36P		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangz	Reviewed by:	Default
Sheet:	60	of 72	





Note:
According to the actual choice of mounted
Cannot be mounted at the same time




VCCIV3_P16C_03	R8406 1	2 10K 5% R0402	P16C_03_R0		P16C_S1	P16C_S0	Out Freq	
			P16C_03_R1	R8407 1	2 10K 5% R0402	0	1	100MHz
VCCIV3_P16C_03	R8409 1	2 10K 5% R0402	P16C_03_R80	R8410 1	2 10K 5% R0402	P16C_SS1	P16C_SS0	Spread %
VCCIV3_P16C_03	R8411 1	2 10K 5% R0402	P16C_03_R81	R8412 1	2 10K 5% R0402	0	0	No Spread
						0	1	-0.5%
						1	0	-1.0%
						1	1	No Spread
VCCIV3_P16C_03	R8416 1	2 10K 5% R0402	P16C_03_OE					















PCIe3.0 x2 EP Mode-EDGE




Rockchip Confidential









IR
Receiver


Rockchip Confidential

 <div> <div>Rockchip Electronics Co., Ltd</div> <div>瑞芯微电子</div> </div>			
Project:	RK3568_AIoT_REF_SCH		
File:	90.IR Receiver		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	67 of 72

Debug UART2



Rockchip Confidential

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	91.Debug UART		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:		68 of 72	

Key Array

《SARADC_VIN0_KEY/RECOVERY

《SARADC_VIN4
《SARADC_VIN5
《SARADC_VIN6
《SARADC_VIN7

《RESETn


《RK809_PWRON

Note:


If there is no Key requirement,
It is suggested to reserve a
SW9200 Key to facilitate the
development debug

RECOVERY Key function:


If SARADC_VIN0=0V
at after power on and reset,
then system will
enter into loader mode.



PowerOn/OFF_Key




Reset_Key




SARADC


Voltage range:0v-1.8V



Rockchip Confidential


 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	92.KEY Array/SARADC		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 69 of 72

>>>Working_LEDEN_H_GPIO0_B7
<<<SARADC_VIN1_HW_ID
<<<SARADC_VIN3_BOM_ID




Working LED

HW_ID




SARADC_VIN1	Up Resistance	Down Resistance
HW_ID0	10K	DNP
HW_ID1	10K	110K
HW_ID2	20K	100K
HW_ID3	33K	100K
HW_ID4	18K	36K
HW_ID5	36K	51K
HW_ID6	51K	51K
HW_ID7	51K	36K
HW_ID8	36K	18K
HW_ID9	100K	33K
HW_ID10	100K	20K
HW_ID11	110K	10K
HW_ID12	DNP	10K

BOM_ID




SARADC_VIN3	Up Resistance	Down Resistance
BOM_ID0	10K	DNP
BOM_ID1	10K	110K
BOM_ID2	20K	100K
BOM_ID3	33K	100K
BOM_ID4	18K	36K
BOM_ID5	36K	51K
BOM_ID6	51K	51K
BOM_ID7	51K	36K
BOM_ID8	36K	18K
BOM_ID9	100K	33K
BOM_ID10	100K	20K
BOM_ID11	110K	10K
BOM_ID12	DNP	10K

Rockchip Confidential

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	93.LED/HW_ID/BOM_ID		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 70 of 72


- UART9_TX_M1
- UART9_RX_M1
- UART4_RX_M1
- UART4_TX_M1
- UART3_TX_M1
- UART3_RX_M1
- UART7_TX_M1
- UART7_RX_M1
- RS485_DIR_GPIO3_B5
- UART6_TX_M1
- UART6_RX_M1
- CAN0_TX_M1
- CAN0_RX_M1

UART4_M1




UART3_M1

Default, and GMAC0 RST/INT Option




UART9_M1

Default, and SATA LED0/1 Option




UART7_M1 To RS485




UART6_M1-Option

If no MicroSD Card function:





CAN0_M1-Option

If no MicroSD Card function:



Rockchip Confidential

Rockchip Electronics Co., Ltd			
Project:	RK3568_AIoT_REF_SCH		
File:	95.UART/RS485/CAN Port		
Date:	Wednesday, June 16, 2021	Rev:	V1.1
Designed by:	Zhangtz	Reviewed by:	Default
		Sheet:	71 of 72



Rockchip Confidential

 瑞芯微电子		Rockchip Electronics Co., Ltd	
Project:	RK3568_AIoT_REF_SCH		
File:	99.Mark/Hole/Heatsink		
Date:	Wednesday, June 16, 2021		Rev: V1.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	72 of 72