Rockchip RK3588S Datasheet

Revision History

Date	Revision	Description
2022-06-21	1.4	Update video input interface and display interface description
2022-03-10	1.3	Update post process HDR information
2022-03-9	1.2	New update the device information
2022-01-24	1.1	Update the description
2021-12-20	1.0	Initial Release

Table of Content

	Table of Content	2
	Table of Content Figure Index Table Index	3
	Table Index	Δ
	Warranty Disclaimer	5
	Chapter 1 Introduction	6
	Chapter 1 Introduction	
	1.1 Overview	6
.8	1.2 Features	6
IM	1.3 Block Diagram	16
OKUMBO	Chapter 1 Introduction	17
	2.1 Order Information	17
	2.1 Order Information	
	2.3 Package Dimension	
	2.3 Fackage Differsion	20
	2.4 Pin Number List	20
	Chapter 3 Electrical Specification	29
	3.1 Absolute Ratings	29
	3.2 Recommended Operating Condition	30
	3.3 DC Characteristics	
	3.4 Electrical Characteristics for General IO	32
	3.5 Electrical Characteristics for PLL	32
	3.6 Electrical Characteristics for PCIe2/SATA Interface	33
	3.8 Electrical Characteristics for MIPI CSI DPHY interface	
	3.9 Electrical Characteristics for SARADC	34
	3.10 Electrical Characteristics for TSADC	34
	3.10 Electrical Characteristics for TSADC	35
8	4.1 Overview	35
"The	4.2 Package Thermal Characteristics	35
OF	of the second se	
V-		

LOKUM BOOK, MURAT IRVAN MICRON LEDDRA SCIB

-RABGB

LOKUM BOOK, MURAT IRVAN MICRONULPIDERA, 86B

LOKUM BOOK, MURATIRAM MICRONI LADORA SEB

Figure	Index
---------------	--------------

Fig.1-1 Block Diagram		16
	n	
Fig.2-2 Package Top View	V	
	View	
INITE	I WILL	
200×	300/	
JAN	July	
OF	OF	
		*. * . * * * * * * * * * * * * * * * * * *

Copyright 2022 ©Rockchip Electronics Co., Ltd.

LOKINIBOOK, NURAT IRKAN NICRON LEDDERA SCED

Table Index

-	Table 3-1 Absolute ratings	20
-	Table 3-2 Recommended operating condition	3(
-	Table 3-3 DC Characteristics	31
, -	Table 3-4 Electrical Characteristics for Digital General IO	32
-	Table 3-5 Electrical Characteristics for INT PLI	32
	Table 3-5 Electrical Characteristics for INT PLL	
80	Table 3-7 Electrical Characteristics for DDR PLL	
18/ 7	Table 3-8 Electrical Characteristics for PCIe2/SATA Interface	33
0/2° -	Table 3-9 Electrical Characteristics for MIPI CDPHY interface	33
	Table 3-10 Electrical Characteristics for SARADC	34
7	Table 3-11 Electrical Characteristics for TSADC	32
٦	Table 4-1 Thermal Resistance Characteristics	35
	and the second s	
	A No.	
	OOK-MURAT IRVANIMICRONILPIDIRA'S	
	, 8 ₀ ,	RV
		A)
	c.R.O.	CRO.
		MO.
	4"	
	24h	
	,24	
	at'	
0	00,	
77/4	LUIP LEVIE CONTRACTOR OF THE PROPERTY OF THE P	
Ox		
•	Table 4-1 Thermal Resistance Characteristics	

LOKINIBOOK, NURAT IRKAN NICRON LEDDERA SCED

TOKUM BOOK, MURAT IRKAM MICROM LADORA BOOK, MURAT IRKAM MICROM BOOK, MURAT IRKAM BOOK, MURAT IRKAM MICROM BOOK, MURAT BOO

CRA BCB

Warranty Disclaimer

Rockchip Electronics Co., Ltd makes no warranty, representation or quarantee (expressed, implied, statutory, or otherwise) by or with respect to anything in this document, and shall not be liable for any implied warranties of non-infringement, merchantability or fitness for a particular purpose or for any indirect, special or consequential damages.

Information furnished is believed to be accurate and reliable. However, Rockchip Electronics Co., Ltd assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use.

Rockchip Electronics Co., Ltd's products are not designed, intended, or authorized for using as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Rockchip Electronics Co., Ltd's product could create a situation where personal injury or death may occur, should buyer purchase or use Rockchip Electronics Co., Ltd's products for any such unintended or unauthorized application, buyers shall indemnify and hold Rockchip Electronics Co., Ltd and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Rockchip Electronics Co., Ltd was negligent regarding the design or manufacture of the part.

Copyright and Patent Right

Information in this document is provided solely to enable system and software implementers to use Rockchip Electronics Co., Ltd 's products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Rockchip Electronics Co., Ltd does not convey any license under its patent rights nor the rights of others.

All copyright and patent rights referenced in this document belong to their respective owners and shall be subject to corresponding copyright and patent licensing requirements.

Trademarks

Rockchip and Rockchip™ logo and the name of Rockchip Electronics Co., Ltd's products are trademarks of Rockchip Electronics Co., Ltd. and are exclusively owned by Rockchip Electronics Co., Ltd. References to other companies and their products use trademarks owned by the respective companies and are for reference purpose only.

Confidentiality

The information contained herein (including any attachments) is confidential. The recipient hereby acknowledges the confidentiality of this document, and except for the specific purpose, this document shall not be disclosed to any third party.

Reverse engineering or disassembly is prohibited.

ROCKCHIP ELECTRONICS CO., LTD. RESERVES THE RIGHT TO MAKE CHANGES IN ITS PRODUCTS OR PRODUCT SPECIFICATIONS WITH THE INTENT TO IMPROVE FUNCTION OR DESIGN AT ANY TIME AND WITHOUT NOTICE AND IS NOT REQUIRED TO UNDATE THIS DOCUMENTATION TO REFLECT SUCH CHANGES.

Copyright © 2022 Rockchip Electronics Co., Ltd.

ication at, by pho at, any f ant of Runt of R All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Rockchip

Chapter 1 Introduction

1.1 Overview

RK3588S is a low power, high performance processor for ARM-based PC and Edge Computing device, personal mobile internet device and other digital multimedia applications, and integrates quad-core Cortex-A76 and quad-core Cortex-A55 with separately NEON coprocessor.

Many embedded powerful hardware engines provide optimized performance for high-end application. RK3588S supports H.265 and VP9 decoder by 8K@60fps, H.264 decoder by 8K@30fps, and AV1 decoder by 4K@60fps, also support H.264 and H.265 encoder by 8K@30fps, high-quality JPEG encoder/decoder, specialized image preprocessor and postprocessor.

Embedded 3D GPU makes RK3588S completely compatible with OpenGLES 1.1, 2.0, and 3.2, OpenCL up to 2.2 and Vulkan1.2. Special 2D hardware engine with MMU will maximize display performance and provide very smoothly operation.

RK3588S introduces a new generation totally hardware-based maximum 48-Megapixel ISP (image signal processor). It implements a lot of algorithm accelerators, such as HDR, 3A, LSC, 3DNR, 2DNR, sharpening, dehaze, fisheye correction, gamma correction and so on.

The build-in NPU supports INT4/INT8/INT16/FP16 hybrid operation and computing power is up to 6TOPs. In addition, with its strong compatibility, network models based on a series of frameworks such as TensorFlow/MXNet/PyTorch/Caffe can be easily converted.

RK3588S has high-performance quad channel external memory interface (LPDDR4/LPDDR4X/LPDDR5) capable of sustaining demanding memory bandwidths, also provides a complete set of peripheral interface to support very flexible applications.

1.2 Features

The features listed below which may or may not be present in actual product, may be subject to the third party licensing requirements. Please contact Rockchip for actual product feature configurations and licensing requirements.

1.2.1 Microprocessor

- Quad-core ARM Cortex-A76 MPCore processor and quad-core ARM Cortex-A55 MPCore processor, both are high-performance, low-power and cached application processor
- DSU (DynamIQ Shared Unit) comprises the L3 memory system, control logic, and external interfaces to support a DynamIQ cluster
- Full implementation of the ARM architecture v8-A instruction set, ARM Neon Advanced SIMD (single instruction, multiple data) support for accelerating media and signal processing
- ARMv8 Cryptography Extensions
- Trustzone technology support
- Integrated 64KB L1 instruction cache, 64KB L1 data cache and 512KB L2 cache for each Cortex-A76
- Integrated 32KB L1 instruction cache, 32KB L1 data cache and 128KB L2 cache for each Cortex-A55
- Quad-core Cortex-A76 and Quad-core Cortex-A55 share 3MB L3 cache
- Eight separate power domains for CPU core system to support internal power switch and externally turn on/off based on different application scenario
 - PD CPU 0: 1st Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
 - PD_CPU_1: 2nd Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
 - PD_CPU_2: 3rd Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
 - PD_CPU_3: 4th Cortex-A55 + Neon + FPU + L1/L2 I/D Cache

- PD_CPU_4: 1st Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- PD_CPU_5: 2nd Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- PD CPU 6: 3rd Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- PD_CPU_7: 4th Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- Three isolated voltage domains to support DVFS, one for A76_0 and A76_1, one for A76_2 and A76_3, the other for DSU and Cortex-A55.

1.2.2 Memory Organization

- Internal on-chip memory
 - BootRom
 - Support system boot from the following device:
 - > SPI interface
 - eMMC interface
 - SD/MMC interface
 - ◆ Support system code download by the following interface:
 - > USB OTG interface
 - Share Memory in the voltage domain of VD_LOGIC
 - PMU SRAM in VD PMU for low power application
- External off-chip memory?
 - Dynamic Memory Interface
 - Compatible with JEDEC standards LPDDR4/LPDDR4X/LPDDR5
 - ♦ Support four channels, each channel 16bits data widths
 - ◆ Support up to 2 ranks (chip selects) for each channel
 - ◆ Totally up to 32GB address space
 - ◆ Low power modes, such as power-down and self-refresh for SDRAM
 - eMMCInterface
 - ◆ Fully compliant with JEDEC eMMC 5.1 and eMMC 5.0 specification
 - Backward compliant with eMMC 4.51 and earlier versions specification.
 - Support HS400, HS200, DDR50 and legacy operating modes
 - Support three data bus width: 1bit, 4bits or 8bits
 - SD/MMC Interface
 - Compatible with SD3.0, MMC ver4.51
 - ♦ Data bus width is 4bits
 - Flexible Serial Flash Interface(FSPI)
 - ◆ Support transfer data from/to serial flash device
 - Support 1bit, 2bits or 4bits data bus width
 - ♦ Support 2 chips select

1.2.3 System Component

- MCU
 - Three Cortex-M0 MCUs inside RK3588S
 - MCU in VD_PMU integrate 16KB Cache and 16KB TCM
 - MCU in VD NPU integrate 16KB Cache and 64KB TCM
 - MCU in PD_CENTER integrate 32KB TCM
 - Integrated Programmable Interrupt Controller, all IRQ lines connected to GIC for CPU also connect to MCU in VD_PMU(PMU_M0) and PD_CENTER(DDR_M0)
 - Integrated Debug Controller with JTAG interface
- CRU (clock & reset unit)
 - Support total 18 PLLs to generate all clocks
 - One oscillator with 24MHz clock input
 - Support clock gating control for individual components
 - Support global soft-reset control for whole chip, also individual soft-reset for each component
- PMU(power management unit)
 - Multiple configurable work modes to save power by different frequency or automatic clock gating control or power domain on/off control
 - Lots of wakeup sources in different mode
 - Support 10 separate voltage domains
 - Support 45 separate power domains, which can be power up/down by software

2^A3GB

based on different application scenes

- Timer
 - Support 12 secure timers with 64bits counter and interrupt based operation
 - Support 18 non-secure timers with 64bits counter and interrupt-based operation
 - Support two operation modes: free-running and user-defined count for each timer
 - Support timer work state checkable
- PWM
 - Support 16 on-chip PWMs(PWM0~PWM15) with interrupt-based operation
 - Programmable pre-scaled operation to bus clock and then further scaled
 - Embedded 32-bit timer/counter facility
 - Support capture mode
 - Support continuous mode or one-shot mode
 - Provides reference mode and output various duty-cycle waveform
 - Optimized for IR application for PWM3, PWM7, PWM11, PWM15
- Watchdog
 - 32-bit watchdog counter
 - Counter counts down from a preset value to 0 to indicate the occurrence of a timeout
 - WDT can perform two types of operations when timeout occurs:
 - ♦ Generate a system reset
 - ◆ First generate an interrupt and if this is not cleared by the service routine by the time a second timeout occurs then generate a system reset
 - Totally five Watchdog for CPU and MCU
- Interrupt Controller
 - Support 12 PPI interrupt source and 480 SPI interrupt sources input from different components inside RK3588S
 - Support 16 software-triggered interrupts
 - Input interrupt level is fixed, high-level sensitive for SPI and low-level sensitive for PPI
 - Support different interrupt priority for each interrupt source, and they are always software-programmable
- DMAC
 - Micro-code programming based DMA
 - Linked list DMA function is supported to complete scatter-gather transfer
 - Support data transfer types including memory-to-memory, memory-to-peripherals, peripherals-to-memory
 - Totally three embedded DMA controllers for peripheral system
 - Each DMAC features:
 - ◆ Support 8 channels
 - ♦ 32 hardware request from peripherals
 - 2 interrupt output
 - Support TrustZone technology and programmable secure state for each DMA channel
- Secure System
 - Embedded two cipher engine
 - Support Link List Item (LLI) DMA transfer
 - ♦ Support SHA-1, SHA-256/224, SHA-512/384, MD5, SM3 with hardware padding
 - ◆ Support HMAC of SHA-1, SHA-256, SHA-512, MD5, SM3 with hardware padding
 - Support AES-128, AES-192, AES-256 encrypt & decrypt cipher
 - Support AES ECB/CBC/OFB/CFB/CTR/CTS/XTS/CCM/GCM/CBC-MAC/CMAC mode
 - Support SM4 ECB/CBC/OFB/CFB/CTR/CTS/XTS/CCM/GCM/CBC-MAC/CMAC mode
 - ◆ Support DES & TDES cipher, with ECB/CBC/OFB/CFB mode
 - Support up to 4096 bits PKA mathematical operations for RSA/ECC/SM2
 - Support generating random numbers
 - Support keyladder to guarantee key secure

ORA BEB

- Support data scrambling for all DDR types
- Support secure OTP
- Support secure debug
- Support secure DFT test
- Support secure OS
- Except CPU, the other masters in the SoC can also support security and nonsecurity mode by software-programmable
- Some slave components in SoC can only be addressed by security master and the other slave components can be addressed by security master or non-security master by software-programmable
- System SRAM(share memory), part of space is addressed only in security mode
- External DDR space can be divided into 16 parts, each part can be softwareprogrammable to be enabled by each master

Mailbox

- Three Mailbox in SoC to service CPU and MCU communication
- Support four mailbox elements per mailbox, each element includes one data word, one command word register and one flag bit that can represent one interrupt
- Provide 32 lock registers for software to use to indicate whether mailbox is occupied

Decompression

- Support for decompressing GZIP files
- Support for decompressing LZ4 files, including the General Structure of LZ4 Frame format and the Legacy Frame format.
- Support for decompressing data in DEFLATE format
- Support for decompressing data in ZLIB format
- Support Hash32 check in LZ4 decompression process
- Support the limit size function of the decompressed data to prevent the memory from being maliciously destroyed during the decompression process

1.2.4 Video CODEC

- Video Decoder
 - Real-time video decoder of MPEG-1, MPEG-2, MPEG-4, H.263, H.264, H.265, VC-1, VP9, VP8, MVC, AV1

: 1080p@60fps (1920x1088)

- MMU Embedded
- Multi-channel decoder in parallel for less resolution
- H.264 AVC/MVC Main10 L6.0
 ∴ 8K@30fps (7680x4320)®
 ∴ 8K@60fps (7680x4320)
 H.265 HEVC/MVC Main10 L6.1
 ∴ 8K@60fps (7680x4320)
 ∴ 4K@60fps (3840x2160)
 ∴ 1080p@60fps (1920x1088)
 ∴ 1080p@60fps (1920x1088)
 ∴ VC-1 up to AP level 3
 ∴ 1080p@60fps (1920x1088)
- Video Encoder
 - Real-time H.265/H.264 video encoding
 - Support up to 8K@30fps

VP8 version2

Multi-channel encoder in parallel for less resolution

1.2.5 JPEG CODEC

- JPEG Encoder
 - Baseline (DCT sequential)
 - Encoder size is from 96x96 to 8192x8192(67Mpixels)
 - Up to 90 million pixels per second
 - Embedded four encoder units
- JPEG Decoder
 - Decoder size is from 48x48 to 65536x65536
 - Support YUV400/YUV411/YUV420/YUV422/YUV440/YUV444
 - Support up to 1080P@280fps, and 560 million pixels per second

- Support MJPEG
- Embedded four encoder units

1.2.6 Neural Process Unit

- Neural network acceleration engine with processing performance up to 6 TOPS
- Include triple NPU core, and support triple core co-work, dual core co-work, and work independently
- Support integer 4, integer 8, integer 16, float 16, Bfloat 16 and tf32 operation
- Embedded 384KBx3 internal buffer
- Multi-task, multi-scenario in parallel
- Support deep learning frameworks: TensorFlow, Caffe, Tflite, Pytorch, Onnx NN, Android NN, etc.
- One isolated voltage domain to support DVFS

1.2.7 Graphics Engine

- 3D Graphics Engine
 - ARM Mali-G610 MP4
 - High performance OpenGLES 1.1, 2.0 and 3.2, OpenCL 2.2, Vulkan1.2 etc.
 - Embedded 4 shader cores with shared hierarchical tiler
 - Provide MMU and L2 Cache with 4x 256KB size
 - The latest Valhall architecture
 - ARM Frame Buffer Compression(AFBC) 1.3
 - Support Serial Wire debug for embedded MCU
 - One isolated voltage domain to support DVFS
- 2D Graphics Engine
 - Source format: ARGB/RGB888/RGB565/YUV420/YUV422/BPP
 - Destination formats: ARGB/RGB888/RGB565/YUV420/YUV422
 - Max resolution: 8192x8192 source, 4096x4096 destination
 - Block transfer and Transparency mode
 - Color fill with gradient fill, and pattern fill
 - Alpha blending modes including global alpha, per pixel alpha (color/alpha channel separately) and fading
 - Arbitrary non-integer scaling ratio, from 1/8 to 8
 - 0, 90, 180, 270 degree rotation, x-mirror, y-mirror & rotation operation
 - ROP2, ROP3, ROP4
 - Support 4k/64k page size MMU
- Image Enhancement Processor
 - Image format
 - ♦ Input data: YUV420/YUV422, semi-planar/planar, UV swap
 - ◆ Output data: YUV420/YUV422, semi-planar, UV swap, Tile mode
 - ♦ YUV down sampling conversion from 422 to 420
 - Max resolution for dynamic image up to 1920x1080
 - De-interlace

1.2.8 Video Input Interface

- MIPI Interface
 - Two MIPI DC(DPHY/CPHY) combo PHY
 - Support to use DPHY or CPHY
 - ◆ Each MIPI DPHY V1.2, 4lanes, 2.5Gbps per lane
 - ◆ Each MIPI CPHY V1.1, 3lanes, 2.5Gsps per lane
 - Two MIPI CSI DPHY
 - ◆ Each MIPI DPHY V1.2, 2lanes, 2.5Gbps per lane
 - Support to combine 2 DPHY together to one 4lanes
 - Support camera input combination:
 - ◆ 2 MIPI DCPHY + 2 MIPI CSI DPHY(2 lanes), totally support 4 cameras input
 - ◆ 2 MIPI DCPHY + 1 MIPI CSI DPHY(4 lanes), totally support 3 cameras input
- DVP interface
 - One 8/10/12/16-bit standard DVP interface, up to 150MHz input data
 - Support BT.601/BT.656 and BT.1120 VI interface
 - Support the polarity of pixel_clk, hsync, vsync configurable

1.2.9 Image Signal Processor

- Video Capture(VICAP)
 - Support BT601, BT656, BT1120
 - Support receiving six interfaces of MIPI CSI/DSI, up to four IDs for each interface
 - Support five CSI data formats: RAW8/10/12/14, YUV422
 - Support three modes of HDR: virtual channel mode, identification code mode, line counter mode
 - Support RAW data through to ISP0/1
- Maximum input
 - 48M: 8064x6048@15 dual ISP
 - 32M: 6528x4898@30 dual ISP
 - 16M: 4672x3504@30 single ISP
- 3A: include AE/Histogram, AF, AWB statistics output
- FPN: Fixed Pattern Noise removal
- BLC: Black Level Correction
- DPCC: Static/Dynamic defect pixel cluster correction
- PDAF: Phase Detection Auto Focus
- LSC: Lens shading correction
- Bayer-2DNR: Spatial Bayer-raw De-noising
- Bayer-3DNR: Temporal Bayer-raw De-noising
- CAC: Chromatic Aberration Correction
- HDR: 3-Frame Merge into High-Dynamic Range
- DRC: HDR Dynamic Range Compression, Tone mapping
- GIC: Green Imbalance Correction
- Debayer: Advanced Adaptive Demosaic with Chromatic Aberration Correction
- CCM/CSM: Color correction matrix; RGB2YUV etc.
- Gamma: Gamma out correction
- Dehaze/Enhance: Automatic Dehaze and Effect enhancement
- 3DLUT: 3D-Lut Color Palette for Customer
- LDCH: Lens-distortion only in the horizontal direction
- YUV-2DNR: Spatial YUV De-noising
- Sharp: Image Sharpening and boundary filtering
- CMSK: privacy mask
- GAIN: image local gain
- Support multi-sensor reuse ISP
- FishEye Correction(FEC)
 - Input mode and data format
 - ◆ Support RASTER: YUV422SP, YUV422I, YUV420SP
 - Output mode and data format
 - ◆ RASTER: YUV422SP, YUV422I, YUV420SP
 - ◆ FBCE: YUV422SP, YUV420SP
 - Support 16x8, 32x16 two density
 - Support up to 4 times reduction factor
 - Resolution 128x128~4095x4095
 - Y Interpolation: Bicubic; C Interpolation: Biliner

1.2.10 Display interface

- HDMI/eDP TX interface
 - Support one HDMI/eDP TX combo interface, but HDMI and eDP can not work at the same time for each interface
 - Support x1, x2 and x4 configuration for each interface
 - Support all the data rates for HDMI FRL: 3, 6, 8, 10 and 12Gbps
 - Support 1.62Gbps, 2.7Gbps and 5.4Gbps for eDP
 - Support up to 7680x4320@60Hz for HDMI TX, and 4K@60Hz for eDP
 - Support RGB/YUV(up to 10bit) format for HDMI TX
 - Support RGB, YCbCr 4:4:4, YCbCr 4:2:2 and 8/10 bit per component video format for eDP
 - Support DSC 1.2a for HDMI TX

ORA8GB

- Support HDCP2.3 for HDMI TX, and HDCP1.3 for eDP
- DP TX interface
 - Support one DP TX 1.4a interface which combo with USB3.1 Gen1
 - Support 1/2/4lanes for each interface
 - Support 1.62Gbps, 2.7Gbps, 5.4Gbps and 8.1Gbps Serializer
 - Support up to 7680x4320@30Hz
 - Support RGB/YUV(up to 10bit) format
 - Support Single Stream Transport(SST)
 - Support DP Alt mode on USB Type-C
 - Support HDCP2.3, HDCP 1.3
- MIPI DSI interface
 - Support 2 MIPI DPHY 2.0 or CPHY 1.1 interface
 - Support 4 data lanes and 4.5Gbps maximum data rate per lane for DPHY
 - Support 3 data trios and 2.0Gsps maximum data rate per trio for CPHY
 - Support max resolution 4K@60Hz
 - Support dual MIPI display: left-right mode
 - Support RGB(up to 10bit) format
 - Support DSC 1.1/1.2a
- BT.1120 video output interface
 - Support up to 1920x1080@60Hz
 - Support RGB(up to 8bit) format
 - Up to 150MHz data rate

1.2.11 Video Output Processor

- Video ports
 - Video Port0, max output resolution: 7680x4320@60Hz
 - Video Port1, max output resolution: 4096x4320@60Hz
 - Video Port2, max output resolution: 4096x4320@60Hz
 - Video Port3, max output resolution: 2048x1080@60Hz
- Cluster 0/1/2/3
 - Max input and output resolution 4096x4320
 - Support AFBCD
 - Support RGB/YUV/YUYV format
 - Support scale up/down ratio 4~1/4
 - Support rotation
- ESMART 0/1/2/3
 - Max input and output resolution 4096x4320
 - Support RGB/YUV/YUYV format
 - Support scale up/down ratio 8~1/8
 - Support 4 region
- Overlay
 - Support up to 8 layers overlay: 4 cluster/4 esmart
 - Support RGB/YUV domain overlay
- Post process
 - HDR
 - ♦ HDR10/HDR HLG
 - ♦ HDR2SDR/SDR2HDR
 - 3D-LUT/P2I/CSC/BCSH/DITHER/CABC/GAMMA/COLORBAR
- Write back
 - Format: ARGB8888/RGB888/RGB565/YUV420
 - Max resolution: 1920x1080

1.2.12 Audio Interface

- I2S0/I2S1 with 8 channels
 - Up to 8 channels TX and 8 channels RX path
 - Audio resolution from 16bits to 32bits
 - Sample rate up to 192KHz
 - Provides master and slave work mode, software configurable

ar Ages

- Support 3 I2S formats (normal, left-justified, right-justified)
- Support 4 PCM formats (early, late1, late2, late3)
- Support TDM normal, 1/2 cycle left shift, 1 cycle left shift, 2 cycle left shift, right shift mode serial audio data transfer
- I2S, PCM and TDM mode cannot be used at the same time
- I2S2/I2S3 with 2 channels
 - Up to 2 channels for TX and 2 channels RX path
 - Audio resolution from 16bits to 32bits
 - Sample rate up to 192KHz
 - Provides master and slave work mode, software configurable
 - Support 3 I2S formats (normal, left-justified, right-justified)
 - Support 4 PCM formats (early, late1, late2, late3)
 - I2S and PCM cannot be used at the same time
- SPDIF0/SPDIF1
 - Support two 16-bit audio data store together in one 32-bit wide location
 - Support biphase format stereo audio data output
 - Support 16 to 31 bit audio data left or right justified in 32-bit wide sample data buffer
 - Support 16, 20, 24 bits audio data transfer in linear PCM mode
 - Support non-linear PCM transfer
- PDM0/PDM1
 - Up to 8 channels
 - Audio resolution from 16bits to 24bits
 - Sample rate up to 192KHz
 - Support PDM master receive mode
- Digital Audio Codec
 - Support 2 channels digital DAC
 - Support I2S/PCM interface, master and slave mode
 - Support 16 bit sample resolution
 - Support three modes of mixing for every digital DAC channel
 - Support volume control
- VAD(Voice Activity Detection)
 - Support read voice data from I2S/PDM
 - Support voice amplitude detection
 - Support Multi-Mic array data storing
 - Support a level combined interrupt

1.2.13 Connectivity

- SDIO interface
 - Compatible with SDIO3.0 protocol
 - 4-bit data bus widths
- GMAC 10/100/1000M Ethernet controller
 - Support one Ethernet controllers
 - Support 10/100/1000-Mbps data transfer rates with the RGMII interfaces
 - Support 10/100-Mbps data transfer rates with the RMII interfaces
 - Support both full-duplex and half-duplex operation
- USB3.1 Gen1
 - Support USB3.1 Gen1,equal to USB3.2 Gen1 and USB3.0,up to 5Gbps datarate
 - Embedded 1 USB3.1 OTG interfaces which combo with DP TX (USB3OTG_0)
 - Embedded 1 USB3.1 Host interface which combo with Combo PIPE PHY2 (USB3OTG 2)
 - Compatible Specification
 - ◆ Universal Serial Bus 3.0 Specification, Revision 1.0
 - ◆ Universal Serial Bus Specification, Revision 2.0 (exclude USB3OTG_2)
 - eXtensible Host Controller Interface for Universal Serial Bus (xHCI), Revision
 1
 - Support Control/Bulk (including stream)/Interrupt/Isochronous Transfer

RASCB

- Simultaneous IN and OUT transfer for USB3.1 Gen1
- Descriptor caching and data pre-fetching used to improve system performance in high-latency systems
- LPM protocol in USB 2.0 (exclude USB30TG_2) and U0, U1, U2, and U3 states for USB3.1 Gen1
- USB3.1 Gen1 Device Features
 - ◆ Up to 10 IN endpoints, including control endpoint 0
 - ◆ Up to 6 OUT endpoints, including control endpoint 0
 - ◆ Up to 16 endpoint transfer resources, each one for each endpoint
 - Flexible endpoint configuration for multiple applications/USB set-configuration modes
 - Hardware handles ERDY and burst
 - Stream-based bulk endpoints with controller automatically initiating data movement
 - ◆ Isochronous endpoints with isochronous data in data buffers
 - ◆ Flexible Descriptor with rich set of features to support buffer interrupt moderation, multiple transfers, isochronous, control, and scattered buffering support
- USB3.1 Gen1 xHCI Host Features
 - Support up to 64 devices
 - ◆ Support 1 interrupter
 - ◆ Support 1 USB2.0 port (exclude USB3OTG 2) and 1 Super-Speed port
 - Support standard or open-source xHCI and class driver
- USB3.1 Gen1 Dual-Role Device (DRD) Features
 - ◆ Static Device Operation
 - ♦ Static Host Operation
 - USB3.1/USB2.0 OTG A device and B device basing on ID, USB3OTG_2 only support USB3.1 Gen1
 - Not Support USB3.1/USB2.0 OTG session request protocol (SRP), host negotiation protocol (HNP) and Role Swap Protocol (RSP)
- Miscellaneous Features
 - ◆ USB2.0 PHY support Battery Charge detection
 - ◆ USB3OTG_0 support USB Type-C and DP Alt Mode
 - USB30TG 2 PHY combos with PCIE and SATA
- USB 2.0 Host
 - Compatible with USB 2.0 specification
 - Support two USB 2.0 Host
 - Supports high-speed(480Mbps), full-speed(12Mbps) and low-speed(1.5Mbps) mode
 - Support Enhanced Host Controller Interface Specification (EHCI), Revision 1.0
 - Support Open Host Controller Interface Specification (OHCI), Revision 1.0a
- Combo PIPE PHY Interface
 - Support two Combo PIPE PHYs with PCIe2.1/SATA3.0/USB3.1 controller
 - Combo PIPE PHY0 support one of the following interfaces
 - ◆ SATA
 - ♦ PCIe2.1
 - Combo PIPE PHY2 support one of the following interfaces
 - ◆ SATA
 - ◆ PCIe2.1
 - ♦ USB3.1 Gen1
 - PCIe2.1 Interface
 - ◆ Compatible with PCI Express Base Specification Revision 2.1
 - ◆ Support 1 lane for each PCIe2.1 interface
 - Support Root Complex(RC) only
 - ◆ Support 5Gbps data rate
 - SATA Interface
 - ◆ Compatible with Serial ATA 3.1 and AHCI revision 1.3.1
 - Support eSATA

ORA8GB

- Support 1 port for each SATA interface
- Support 6Gbps data rate
- SPI interface
 - Support 5 SPI Controllers(SPI0-SPI4)
 - Support two chip-select output
 - Support serial-master and serial-slave mode, software-configurable
- I2C Master controller
 - Support 9 I2C Master(I2C0-I2C8)
 - Support 7bits and 10bits address mode
 - Software programmable clock frequency
 - Data on the I2C-bus can be transferred at rates of up to 100k bits/s in the Standard-mode, up to 400k bits/s in the Fast-mode
- UART interface
 - Support 10 UART interfaces(UART0-UART9)
 - Embedded two 64-byte FIFO for TX and RX operation respectively
 - Support 5bit, 6bit, 7bit, 8bit serial data transmit or receive
 - Standard asynchronous communication bits such as start, stop and parity
 - Support different input clock for UART operation to get up to 4Mbps baud rate
 - Support auto flow control mode for all UART
- CAN Bus
 - Support 3 CAN buses
 - Support CAN 2.0B protocol
 - Support transmit or receive CAN standard frame
 - Support transmit or receive CAN extended frame
 - Support transmit or receive data frame, remote frame, overload frame, error frame and frame interval

1.2.14 Others

- Multiple group of GPIO
 - All of GPIOs can be used to generate interrupt
 - Support level trigger and edge trigger interrupt
 - Support configurable polarity of level trigger interrupt
 - Support configurable rising edge, falling edge and both edge trigger interrupt
 - Support configurable pull direction(a weak pull-up and a weak pull-down)
 - Support configurable drive strength
- Temperature Sensor (TS-ADC)
 - Support User-Defined Mode and Automatic Mode
 - In User-Defined Mode, start_of_conversion can be controlled completely by software, and also can be generated by hardware.
 - In Automatic Mode, the temperature of alarm(high/low temperature) interrupt can be configurable
 - In Automatic Mode, the temperature of system reset can be configurable
 - Support to 7 channel TS-ADC, the temperature criteria of each channel can be configurable
 - -40~125°C temperature range and 1°C temperature resolution
- Successive approximation ADC (SARADC)
 - 12-bit resolution
 - Up to 1MS/s sampling rate
 - 6 single-ended input channels
- OTP
 - Support 32Kbit space and higher 4k address space is non-secure part.
 - Support read and program word mask in secure model
 - Support maximum 32 bit OTP program operation
 - Support maximum 16 word OTP read operation
 - Program and Read state can be read
 - Program fail address record
- Package Type
 - FCCSP1253L (body: 17mm x 17mm; ball size: 0.26mm; ball pitch: 0.4mm)

RASCB

1.3 Block Diagram

LOKUM BOOK, MURAT IRKAM MICRON LPDDRA, 8CB

The following diagram shows the basic block diagram.




Fig.1-1 Block Diagram

OKUN BOOK, NURAT IRKAN NICRON LIPOTRA BGB

Copyright 2022 ©Rockchip Electronics Co., Ltd.

16

Chapter 2 Package Information

2.1 Order Information

	Orderable Device	RoHS status	Package	Package Q'ty	Device Feature
	RK3588S	RoHS	FCCSP1253L	900pcs by tray	Application processor
MBOC	RK3588S-D	RoHS	FCCSP1253L	900pcs by tray	Application processor with Dolby Audio™
OKN	2.2 Top Ma	rkina	Ç	1/2	

2.2 Top Marking




Fig.2-1 Package definition




Fig.2-2 Package definition

2.3 Package Dimension




Fig.2-3 Package Top View




Fig.2-4 Package Bottom View

CRA8GB

Rev 1.4




Fig.2-4 Package Side View

		-80					
	8	Dim	ensior	n in	Dim	nensio	n in
	Symbol		mm			inch	
	\bigcirc	MIN	NOM	MAX	MIN	NOM	MAX
	Q A	1.163	1.240	1.317	0.046	0.049	0.052
4	A1	0.120	0.170	0.220	0.005	0.007	0.009
20"	A2	1.012	1.070	1.128	0.040	0.042	0.044
"CK	A3	0.570	0.600	0.630	0.022	0.024	0.025
'elli	С	0.420	0.470	0.520	0.017	0.019	0.020
	D	16.900	17.000	17.100	0.665	0.669	0.673
LOKUM BOOK MURAT IRKAM MICROM	E	16.900	17.000	17.100	0.665	0.669	0.673
	D1		16.400			0.646	
25	E1		16.400			0.646	
	е		0.400			0.016	
I'M.	b	0.210	0.260	0.310	0.008	0.010	0.012
04	aaa		0.100		O/L	0.004	
200	ccc		0.150	0)	0.006	
in the second se	ddd		0.130	· N		0.005	
	eee		0.150	7),		0.006	
OX	fff		0.050			0.002	
V	MD/ME			42/	42		
		Fig.	2-5 Pacl	kage Di	mensio	n	

Fig.2-5 Package Dimension

LOKINIBOOK, NURAT IRVAN NICRON IRDDRA 8CB

COA8GB

2.4 Pin Number List

(3588S Datasheet		Re	v 1.
Soos Batasheet		N. M.	<u> </u>
4 Din Number List		esc.	
4 Pin Number List	Jumbor (Order Information	
Pin Name	Pin	Pin Name	Pi
S_1 S_2	A1 A2	AVSS_98 DDR_CH0_DQS0N_B	AY9 B1
R_CH1_DQS1P_C	A3	DDR_CH0_DQS0P_B	B2
R_CH1_DQS1N_C R_CH1_ZQ_C	A4 A5	VSS_4 VSS_5	B3 B5
R CH1 WCK1N C R CH1 A3 C	A6 A7	DDR CH1 WCK1P C DDR CH1 A6 C	B6 B7
R_CH1_DQS0P_C	A9	VSS 6	B8
R_CH1_A4_C R_CH1_DO10_C	A10 A12	DDR_CH1_DQS0N_C VSS_7	B9 B10
R_CH1_LP4/4X_CKE1/LP5_CS1_C	A13	VSS_8	B11
R_CH1_A5_C R_CH1_DQ14_C	A15 A16	DDR_CH1_DQ9_C DDR_CH1_RESET_C	B12 B13
R CH1 LP4/4X CKE0/LP5 CS0 C R CH1 LP4/4X CS1 C	A18 A19	VSS_9 DDR_CH1_LP4/4X_CS0_C	B14 B15
R_CH1_DQ2_C	A20	DDR_CH1_DQ15_C	B16
R_CH1_A1_C R CH1 LP4/4X CS1 D	A21 A23	VSS_10 DDR CH1 A0 C	B17 B18
R_CH1_DQ0_D	A24	VSS_11	B19
R_CH1_A0_D R_CH1_A1_D	A26 A27	DDR_CH1_DQ0_C VSS_12	B20 B21
R_CH1_DQ3_D R CH1 A2 D	A28 A30	DDR_CH1_A2_C VSS 13	B22 B23
R_CH1_LP4/4X_CKE1/LP5_CS1_D	A31	DDR_CH1_DQ2_D	B24
R_CH1_DQ15_D R_CH1_A6_D	A32 A33	DDR_CH1_RESET_D VSS_14	B25 B26
R_CH1_LP4/4X_CKE0/LP5_CS0_D	A35	VSS_15	B27
R_CH1_A3_D R_CH1_WCK1P_D	A36 A37	DDR_CH1_DQ5_D VSS_16	B28 B29
R_CH1_A5_D R_CH1_WCK0N_D	A38 A39	DDR_CH1_LP4/4X_CS0_D VSS_17	B30 B31
R_CH1_ZQ_D	A40	DDR_CH1_DQ12_D	B32
R_CH1_DQS0N_D	A41 A42	DDR_CH1_A4_D VSS_18	B33 B34
R_CH0_CKB_A	AA1	VSS_19	B35
R_CH0_CK_A 5_296	AA2 AA3	VSS_20 DDR_CH1_WCK1N_D	B36 B37
R CH0_DQ1_B 5 297	AA5 AA6	VSS_21 DDR_CH1_WCK0P_D	B38 B39
5_298	AA7	VSS_22	B40
5_299 5_300	AA8 AA9	DDR_CH1_DQS0P_D VSS_23	B41 B42
5_301	AA10	HDMI_TX0_SBDP/EDP_TX0_AUXP HDMI_TX0_D3P/EDP_TX0_D3P	BA1
5_302 5_303	AA11 AA12	AVSS_116	BA2 BA3
R_CH0_PLL_AVSS 5-304	AA14 AA19	HDMI_TX0_D0N/EDP_TX0_D0N HDMI_TX0_D1P/EDP_TX0_D1P	BA4 BA5
5_305	AA22	AVSS_117	BA6
5_306 . AVSS	AA23 AA26	HDMI_TX0_D2N/EDP_TX0_D2N TYPEC0_SBU1/DP0_AUXP	BA7 BA8
D_CPU_LIT_MEM_1	AA28	AVSS_118	BAS
D_CPU_LIT_MEM_2 D_CPU_LIT_MEM_3	AA29 AA30	TYPEC0_SSRX1N/DP0_TX0N TYPEC0_SSTX1N/DP0_TX1N	BA1 BA1
5_307 5_308	AA31 AA37	AVSS_119 TYPEC0_SSRX2N/DP0_TX2N	BA1 BA1
5_309	AA38	TYPEC0_SSTX2N/DP0_TX3N	BA1
S_310 S_311	AA39 AA40	AVSS_120 MIPI_DPHY1_TX_DON/MIPI_CPHY1_TX_TRIO0_A	BA1 BA1
MC_D2/FSPI_D2_M0/GPIO2_D2_u MC_D3/FSPI_D3_M0/GPIO2_D3_u	AA41 AA42	MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A AVSS_121	BA1 BA1
6_312	AB2	MIPI_DPHY1_TX_CLKN/MIPI_CPHY1_TX_TRIO1_B	BA1
R_CH0_DQ3_A R_CH0_DQ1_A	AB3 AB4	MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO2_B AVSS_122	BA2 BA2
R_CH0_DQ4_A	AB5	MIPI_DPHY1_TX_D3N/MIPI_CPHY1_TX_TRIO2_C	BA2
5_313 5_314	AB6 AB9	MIPI_DPHY1_RX_D0P/MIPI_CPHY1_RX_TRIO0_B AVSS_123	BA2 BA2
5 315 5 316	AB10 AB11	MIPI_DPHY1_RX_D1N/MIPI_CPHY1_RX_TRIO0_C MIPI_DPHY1_RX_CLKP/MIPI_CPHY1_RX_TRIO1_C	BA2 BA2
5_317	AB12	AVSS_124	BA2
R CHO_PLL_DVDD	AB14 AB19	MIPI_DPHY1_RX_D2N/MIPI_CPHY1_RX_TRIO2_A MIPI_DPHY1_RX_D3P/NO_USE	BA2 BA2
5_319	AB20	AVSS_125	BA3
5_320 5_321	AB21 AB22	MIPI_DPHYO_TX_DON/MIPI_CPHYO_TX_TRIOO_A MIPI_DPHYO_TX_D1P/MIPI_CPHYO_TX_TRIO1_A	BA3
5_322	AB23	AVSS_126	BA3
5_323 _AVDD1V8	AB24 AB25	MIPI_DPHY0_TX_CLKN/MIPI_CPHY0_TX_TRIO1_B MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B	BA3
D_CPU_LIT_1 5_324	AB31 AB32	AVSS_127 MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C	BA3
5_325	AB33	MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B	BA3
S_326	AB34 AB35	MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A MIPI_DPHY0_RX_CLKN/MIPI_CPHY0_RX_TRIO1_B	BA4 BA4

KNJ	588S Datasheet			ev i
	Julia Datas Neet			
VSS_3	Pin Name	Pin AB36	Pin Name MIPI_DPHY0_RX_D2N/MIPI_CPHY0_RX_TRIO2_A	BA
VSS_3		AB37	AVSS 128	BE
VSS_3		AB38	HDMI_TX0_D3N/EDP_TX0_D3N	BI
VSS_3		AB39	HDMI_TX0_D0P/EDP_TX0_D0P	BI
VSS_3		AB40	HDMI_TX0_D1N/EDP_TX0_D1N	BI
	CLKOUT/GPIO2_A1_d D4/I2C1 SCL M3/UART5 RX M2/GPIO2 D4 u	AB41 AB42	HDMI_TX0_D2P/EDP_TX0_D2P TYPEC0_SBU2/DP0_AUXN	B
	HO LP4/4X CS1 A	AC1	TYPECO_SB02/DPO_AOXN TYPECO_SSRX1P/DPO_TX0P	BI
	H0 A1 A	AC2	TYPECO_SSTX1P/DPO_TX1P	В
VSS_3		AC3	TYPECO_SSRX2P/DPO_TX2P	В
VSS_3		AC4	TYPECO_SSTX2P/DPO_TX3P	В
VSS_3		AC5	MIPI_DPHY1_TX_D0P/MIPI_CPHY1_TX_TRIO0_B	В
VSS_3	DENC 6	AC6 AC16	MIPI_DPHY1_TX_D1N/MIPI_CPHY1_TX_TRIO0_C MIPI_DPHY1_TX_CLKP/MIPI_CPHY1_TX_TRIO1_C	B
VSS_3		AC17	MIPI_DPHY1_TX_D2N/MIPI_CPHY1_TX_TRIO1_C	В
VSS_3		AC18	MIPI_DPHY1_TX_D3P/NO_USE	В
VSS_3		AC22	MIPI_DPHY1_RX_D0N/MIPI_CPHY1_RX_TRIO0_A	В
VSS_3		AC23	MIPI_DPHY1_RX_D1P/MIPI_CPHY1_RX_TRIO1_A	В
VSS_3		AC24	MIPI_DPHY1_RX_CLKN/MIPI_CPHY1_RX_TRIO1_B	В
VSS_3		AC25	MIPI_DPHY1_RX_D2P/MIPI_CPHY1_RX_TRIO2_B	В
VSS_3	42 PU LIT 2	AC26 AC27	MIPI_DPHY1_RX_D3N/MIPI_CPHY1_RX_TRIO2_C MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B	B
	PU_LIT_2 PU_LIT_3	AC27 AC28	MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B MIPI_DPHY0_TX_D1N/MIPI_CPHY0_TX_TRIO0_C	В
	PU_LIT_4	AC29	MIPI_DPHY0_TX_CLKP/MIPI_CPHY0_TX_TRIO1_C	В
VDD_C	PU_LIT_5	AC30	MIPI_DPHY0_TX_D2N/MIPI_CPHY0_TX_TRIO2_A	В
	PU_LIT_6	AC31	MIPI_DPHY0_TX_D3P/NO_USE	В
VCCIO		AC33	MIPI_DPHY0_RX_D0N/MIPI_CPHY0_RX_TRIO0_A	В
VCCIO	0_2 0_1V8_2	AC34 AC35	MIPI_DPHY0_RX_CLKP/MIPI_CPHY0_RX_TRIO1_C AVSS 129	B
	S1_M2/I2C1_SCL_M1/UART0_RX_M1/GPIO0_B0_z	AC35 AC37	DDR_CH0_ZQ_B	C
	C_DET/GPIO0_A4_u	AC38	VSS 24	C
	SHUT_ORG/TSADC_SHUT/GPIO0_A1_z	AC39	DDR_CH0_WCK0N_B	С
	DATA_STROBE/I2C2_SDA_M2/UART5_CTSN_M1/GPIO2	AC40	DDR_CH0_WCK0P_B	C
_A2_d VSS_3				
	HO_LP4/4X_CKE1/LP5_CS1_A	AC41 AD1	VSS_25 VSS_26	C
VSS 3		AD2	DDR_CH1_WCK0P_C	C
VSS_3		AD3	VSS_27	C
VSS_3	46	AD5	DDR_CH1_DQ11_C	С
VSS_3		AD6	VSS_28	С
VSS_3		AD8	VSS_29	C
VSS 3		AD9 AD10	DDR CH1 DQ12 C VSS 30	C
VSS 3		AD11	VSS 31	C
VSS_3	52	AD12	DDR_CH1_DQ5_C	С
VSS_3		AD13	DDR_CH1_DQ4_C	С
VSS_3		AD14	VSS_32	С
VSS 3	DENC_7	AD15 AD19	VSS_33 VSS_34	C
VSS_3		AD20	DDR_CH1_CK_C	C
VSS_3		AD22	VSS_35	С
VSS_3		AD23	DDR_CH1_CK_D	С
VSS_3		AD24	VSS_36	С
VSS_3	PU LIT 7	AD25 AD26	DDR_CH1_DQ1_D VSS_37	C
	PU_LIT_8	AD26 AD27	V55_37 DDR_CH1_DQ6_D	C
	<pre>C_IN/CLK32K_OUT0/GPIO0_B2_u</pre>	AD38	VSS_38	C
PMIC_	SLEEP2/GPIO0_A3_d	AD39	DDR_CH1_DQ7_D	C
	RSTN/I2C2_SCL_M2/UART5_RTSN_M1/GPIO2_A3_d	AD40	VSS_39	С
	D6/FSPI_CS0N_M0/GPIO2_D6_u	AD41	DDR_CH1_DQ14_D	C
	D5/I2C1_SDA_M3/UART5_TX_M2/GPIO2_D5_u H0_DM0_A	AD42 AE1	DDR_CH1_DM1_D DDR_CH1_DQ13_D	C
	H0_DQ6_A	AE2	VSS_40	C
	H0_DQ5_A	AE5	DDR_CH1_DQS1N_D	С
VSS_3		AE6	VSS_41	С
VSS_3		AE7	VSS_42	C
VSS_3 VSS_3		AE8 AE9	AVSS_1 PCIE20_2_RXN/SATA30_2_RXN/USB30_SSRXN	C
VSS_3		AE10	DDR_CHO_A3_B	D
VSS_3		AE11	VSS_43	D
VSS_3	57	AE12	VSS_44	D
VSS_3		AE13	VSS_45	D
VSS_3		AE14	DDR_CH1_WCK0N_C	D
VSS_3		AE15 AE16	DDR_CH1_DQ8_C VSS_46	D
VSS_3		AE16 AE19	DDR_CH1_DM1_C	D
VSS_3		AE20	VSS 47	D
VSS_3	74	AE22	VSS_48	D
VSS_3	75	AE23	DDR_CH1_DQ7_C	D
VSS_3		AE24	DDR_CH1_DQ6_C	D
VSS_3		AE25	VSS_49	D
VSS_3		AE26	VSS_50	D
VSS_3	<u>PU_LIT_9</u> 79	AE27 AE38	DDR_CH1_CKB_C VSS_51	D
VSS_3		AE39	DDR CH1 CKB D	D
VSS_3		AE40	DDR_CH1_DQ4_D	D
	D7/FSPI_CS1N_M0/GPIO2_D7_u	AE41	VSS_52	

			-1	
	Pin Name EMMC_CMD/FSPI_CLK_M0/GPI02_A0_u	Pin AE42	Pin Name DDR_CH1_DM0_D	D2
	DDR_CH0_A2_A	AF1	DDR_CH1_DQ9_D	D2
	VSS_382	AF2	VSS_53	D3
	DDR_CH0_DQ7_A	AF3	VSS_54 VSS_55	D3
	DDR_CH0_DQ14_A DDR_CH0_DQ15_A	AF4 AF5	DDR_CH1_DQ8_D	D3
	VSS_383	AF6	DDR_CH1_DQS1P_D	D3
	VSS_384	AF7	VOP_POST_EMPTY/I2C4_SDA_M3/UART6_RTSN_M1/PW	D3
	VSS_385		M0_M2/SPI4_CLK_M2/GPIO1_A2_d SPI2_CLK_M0/GPIO1_A6_d	D3
	VSS 386	AF8 AF9	UART7_TX_M2/SPI0_CS1_M2/GPIO1_B5_u	D4
	VSS_387	AF10	PCIE20 2_TXN/SATA30_2_TXN/USB30_SSTXN	D4
	VDD_LOGIC_5	AF12	PCIE20_2_RXP/SATA30_2_RXP/USB30_SSRXP	D4
8	VDD_LOGIC_6	AF13 AF16	DDR_CH0_A4_B VSS_56	E1
V.	VSS 389	AF17	DDR_CH0_WCK1P_B	E3
`	VSS_390	AF19	DDR_CH0_WCK1N_B	E4
	VSS_391	AF20	VSS_57	E5
	VSS_392	AF21	VSS_58	E6
	VSS 394	AF26 AF27	VSS_59 VSS_60	E8
	VSS_395	AF28	VSS_61	E1
	VSS_396	AF29	VSS_62	E1
	VSS_397	AF30	DDR_CH1_DQ13_C	E1
VSS	VSS_398 VSS_399	AF31 AF32	VSS_63	E1
	VSS_400	AF33	VSS_64	_
	VSS_401	AF34	VSS_65	_
	RESERVED VICETOR 11/2			
	VCCIO5_1V8 VSS 402			_
	VSS_403	AF38	VSS_68	_
	VSS_404	AF39	VSS_69	_
	VSS_405			
	DDR_CH0_RESET_A			_
	DDR_CH0_A5_A	AG2	DDR_CH1_DQ11_D	_
	VSS_407	AG3	VSS_72	_
	VSS_408 VSS_409			
	VSS 410			_
	VSS_411	AG7	VSS_76	_
	VSS 412	AG8	AVSS_2	_
	VSS 413 VSS 414			
	VSS_414 VSS_415			
.8	VSS_416	AG18	VSS_78	
A.	VSS_417	AG19	VSS_79	_
)	VSS_418 VSS_419			
	VSS_420			
	VSS_421	AG23	VSS_83	_
	VSS_422	AG24	VSS_84	
	VSS_423			
	VSS_425			
	VSS_426	AG31	DDR_CH1_DQ3_C	_
	VSS_427	AF34 VSS 65 E19 AF35 DDR CH1 DQ1 C E20 AF36 VSS 66 E21 AF37 VSS 67 E23 AF38 VSS 68 E25 AF39 VSS 69 E27 AF40 DDR CH1 DQ10 D E29 AF41 VSS 70 E30 AG1 VSS 71 E31 AG2 DDR CH1 DQ11 D E32 AG3 VSS 72 E33 AG4 VSS 73 E34 AG5 VSS 74 E37 AG6 VSS 75 E38 AG7 VSS 76 E39 AG8 AVSS 2 E40 AG15 PCIE20 2 TXP/SATA30 2 TXP/USB30 SSTXP E41 AG16 DDR CH0 LP4/4X CKE1/LP5 CS1 B F1 AG17 VSS 77 F2 AG18 VSS 79 F4 AG20 VSS 80 F8 AG21 VSS 81 F9 AG22 VSS 82 F10 AG23 VSS 83 F15 AG24 VSS 84		
	VSS_428 VSS_429	AG33 AG34	VSS_89 VSS_90	F2
	VSS_430	AG34 AG35	VSS_91	F3
	PMIC_SLEEP4/GPIO0_C2_d	AG36	VSS_92	F3
	LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u	AG37	VSS_93	F3
	I2S1_SDI0_M1/GPU_AVS/UART0_TX_M0/I2C4_SCL_M2/PWM4 _M0/GPI00_C5_u	AG38	VSS_94	F3
	I2S1_SDI3_M1/PDM0_SDI1_M1/I2C6_SCL_M0/UART1_CTSN_ M2/PWM7_IR_M0/SPI3_MISO_M2/GPIO0_D0_d	AG39	VSS_95	F3
	VSS_431	AG40	MIPI_CAMERA2_CLK_M0/SPDIF1_TX_M0/SATA2_ACT_L ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO 1_B7_u	F3
	I2S1_SD01_M1/I2C0_SDA_M2/UART1_RX_M2/SPI3_MOSI_M2 /GPIO0_D2_u	AG41	VSS_96	F3
	PMIC_SLEEP6/PDM0_SDI3_M1/GPIO0_D6_d	AG42	VSS_97	F3
	VSS_432 VSS_433	AH2 AH3	AVSS_3 PCIE20_2_REFCLKP	F4
	VSS 435	AH5	PCIEZO 2 REFCLKP PCIEZO 2 REFCLKN	F4
	VSS_436	AH7	DDR_CH0_DM1_B	G
	VSS_437	AH8	VSS 98	G:
.8	VSS_438	AH10	DDR_CH0_DQ10_B DDR_CH0_DQ8_B	G:
N.	VSS_439 VDD_LOGIC_7	AH11	VSS_99	G
) -	VDD_LOGIC_8	AH12	VSS_100	G
	VDD_LOGIC_9	AH13	VSS_101	G!
	VDD_LOGIC_10	AH14	VSS_102	G:
	VDD_LOGIC_11 VSS_440	AH15 AH16	VSS_103 VSS_104	G:
	VSS_441	AH17	VSS_105	G
	VDD_GPU_1	AH18	VSS_106	G:
	VDD_GF0_1	AIIIO	V33_100	U

RK3588S Datashee	t gov			? L
Pin N	ame	Pin	Pin Name	
VDD_GPU_2		AH19	DDR_CH1_VDDQ_CKE	_
VDD_GPU_3 VDD_GPU_4		AH20 AH21	VSS 107 VSS 108	+
VDD LOGIC 12		AH23	VCCIO4 1V8 1	1
VDD_LOGIC_13		AH24	VCCIO4_1V8_2	
VDD_NPU_MEM_1		AH25	VSS_109	4
VDD_NPU_MEM_2 VSS 442		AH26 AH28	VCCIO4 PCIE20_SATA30_0_AVDD_1V8	4
VSS 443		AH29	AVSS 4	+
VSS 444		AH36	SPI2_MISO_M0/GPIO1_A4_d	
TSADC_TEST_OUT_TS		AH37	MIPI_CAMERA4_CLK_M0/I2C8_SDA_M2/UART1_CTSN_	
PMIC_SLEEP5/GPIO0_C3_d		AH38	M1/PWM15_IR_M3/GPIO1_D7_u PDM1_SDI2_M1/SPI0_MISO_M2/GPIO1_B1_d	4
I2S1_MCLK_M1/JTAG_TCK_M2/:	2C1 SCL M0/UART2 TX M0/P		PCIE20X1_1_CLKREQN_M2/DP0_HPDIN_M2/I2C2_SDA_	+
CIE20X1_1_CLKREQN_M0/GPIO		AH39	M4/UART6_RX_M1/SPI4_MISO_M2/GPIO1_A0_d	
VSS_434		AH4	AVSS_5	4
I2S1_SCLK_TX_M1/JTAG_TMS_		AH40	DDR_CH0_A6_B	
M0/PCIE20X1_1_WAKEN_M0/GF I2S1_SD00_M1/CPU_BIG0_AVS UART1_TX_M2/SPI0_CS0_M0/H	/I2C0_SCL_M2/UART0_CTSN/	AH41	DDR_CH0_LP4/4X_CKE0/LP5_CS0_B	
U I2S1_SDI1_M1/NPU_AVS/UARTO M0/SATA_CP_POD/GPIO0_C6_u	D_RTSN/PWM5_M1/SPI0_CLK_	AH42	VSS_110	
DDR CH0 DO2 A		AJ1	VSS 111	1
DDR_CH0_DQ0_A	<u></u>	AJ2	VSS_112	1
DDR_CH0_DQ12_A	~C^	AJ3	VSS_113	
VSS_445	O IX	AJ5	VSS_114	4
DDR_CH0_DQ11_A VSS 446		AJ6 AJ7	VSS_115 DDR_CH1_VDDQ_1	4
VSS 447		AJ8	DDR_CH1_VDDQ_2	
VSS_448	7,7,	AJ9	DDR_CH1_VDDQ_3	
VSS_449	7.	AJ10	DDR_CH1_VDDQ_4	
VSS_450		AJ11	DDR_CH1_VDDQ_5	4
VSS_451 VDD_LOGIC_14		AJ12 AJ15	VSS_116 DDR_CH1_VDDQ_CK	
VSS_452		AJ16	VSS_117	1
VDD_GPU_MEM_1		AJ18	VDD_LOGIC_1	
VDD_GPU_5		AJ19	VSS 118	
VDD_GPU_6 VDD_GPU_7		AJ20 AJ21	VCCIO1_1V8 PCIE20_SATA30_USB30_2_AVDD_1V8	
VDD NPU MEM 3		AJ25	PCIE20_SATA30_0_AVDD_0V85	
VSS_453		AJ26	AVSS_6	
VSS 454		AJ27	PDM1_SDI0_M1/PCIE20X1_1_PERSTN_M2/PWM3_IR_M	
			3/SPI2_CS0_M0/GPI01_A7_u	
VSS_455 VSS_456		AJ28 AJ29	PDM1_SDI1_M1/SPI2_CS1_M0/GPIO1_B0_u AVSS_7	
VSS_457		AJ30	PCIE20 0 TXP/SATA30 0 TXP	۲
VDD_LOGIC_15		AJ31	PCIE20_0_TXN/SATA30_0_TXN	
VDD_LOGIC_16		AJ32	DDR_CH0_LP4/4X_CS0_B	
VCCIO6_1V8 VSS_458		AJ34 AJ35	VSS_119 DDR_CH0_DQ9_B	4
PMU 0V75 1		AJ36	DDR_CH0_DQ11_B	+
PMU_0V75_2		AJ37	DDR_CH0_DQ14_B	
VSS_459		AJ38	VSS_120	_
VSS_460		AJ39	VSS_121	_
VSS_461 VSS_462	·	AJ40 AJ41	VSS_122 VSS_123	_
DDR_CH0_LP4/4X_CKE0/LP5_CS	60 A	AK1	VSS 124	_
VSS_463	8	AK2	VSS_125	_
DDR_CH0_DQ13_A	C A	AK3	VSS_126	
DDR_CH0_DM1_A	Or -	AK4	VSS_127	J
DDR_CH0_DQ8_A VSS_464		AK5 AK6	VSS_128 DDR_CH1_VDD_1	
VSS_465		AK7	DDR_CH1_VDD_HIF_1	
NC		AK9	VSS_129	
VCCIO2		AK10	VSS_130	_
VCCIO2_1V8 HDMI/eDP_TX0_VDD_IO_1V8		AK11	VSS_131 VDD_LOGIC_2	
VDD_LOGIC_17		AK12 AK15	VSS_132	
VSS_466		AK16	VSS_133	_
VDD_GPU_MEM_2		AK18	VSS_134	
VDD_GPU_8		AK21	PCIE20_SATA30_USB30_2_AVDD_0V85	_
VSS_467 VDD_NPU_MEM_4		AK22 AK25	AVSS_8 AVSS 9	_
VSS 468		AK25 AK26	AVSS_10	
VDD_NPU_1		AK27	PCIE20_0_RXN/SATA30_0_RXN	
VDD_NPU_2		AK28	PCIE20_0_RXP/SATA30_0_RXP	_
VDD_NPU_3 VSS 469		AK29 AK30	DDR_CH0_DQS1P_B DDR_CH0_DQS1N_B	_
I2S1_LRCK_TX_M1/PWM0_M0/I	2C2_SCL_M0/CAN0_TX_M0/SP			+
<pre>I0_CS1_M0/PCIE20X1_1_PERST</pre>		AK39	VSS_135	
VSS_470		AK40	VSS_136	_]
MIPI_CSI0_D1P MIPI_CSI0_D1N		AK41 AK42	VSS_137 DDR_CH0_VDDQ_CK_1	4
DDR_CH0_A3_A		AK42 AL2	VSS_138	+
VSS_471		AL3	VSS_139	1
VSS_472		AL4	VSS_140	1
VSS_473		AL5	VSS_141	•
		, , , , ,		

RK3588S Datasheet			
NNSSOS Datasileet		Re	V
Pin Name	Pin	Pin Name	
, = = = =	AL14	VSS_142	K
	AL15	DDR_CH1_VDD_MIF_2	K
	AL16 AL18	DDR_CH1_VDD_MIF_2 VSS 143	K
	AL16 AL21	VSS 144	K
	AL22	VSS_145	k
	AL28	VSS 146	k
VDD_NPU_5	AL29	VDD_CPU_BIG0_MEM_1	k
	AL30	VDD_CPU_BIG0_MEM_2	ŀ
	AL31	VDD_CPU_BIG0_MEM_3	ŀ
	AL33	VDD_CPU_BIGO_MEM_4	ŀ
VSS_476 I2S1_LRCK_RX_M1/PDM0_CLK1_M1/PWM2_M0/UART0_RX_M0	AL35	VSS 147	ŀ
/I2C4_SDA_M2/DP0_HPDIN_M1/GPIO0_C4_d	AL38	VSS_148	k
I2S1 SDO2 M1/PDM0 SDI2 M1/PWM3 IR M0/I2C1 SCL M2/			T
	AL39	VSS_149	ŀ
T/GPIO0_D4_u	10.		┖
I2S1_SDI2_M1/PDM0_SDI0_M1/I2C6_SDA_M0/UART1_RTSN_	AL40	AVSS_11	Ы
M2/PWM6_M0/SPI0_MISO_M0/GPIO0_C7_d	<u> </u>		
	AL41 AL42	AVSS_12 AVSS_13	ŀ
	AM1	AVSS_14	1
	AM2	AVSS_15	Ti
	AM4	AVSS 16	Ti
	AM5	AVSS_17	ŀ
	AM13	PCIE20_0_REFCLKN	T
AVSS_25	AM14	DDR_CH0_A5_B	
AVSS_26	AM15	VSS_150	I
	AM16	VSS_151	
	AM17	VSS_152	I
	AM21	VSS_153	
	AM22	DDR_CH0_VDDQ_CK_2	L
	AM25	VSS_154	I
	AM25 AM27	VSS_155 VSS_156	
	AM30	VSS 157	Ti
	AM31	DDR_CH1_PLL_AVDD1V8	Ti
	AM32	DDR CH1 VDD 3	П
VCCIO6_2	AM33	DDR_CH1_VDD_MIF_3	П
MIPI_CSI0_AVCC1V8	AM35	VSS_158	
	AM37	VSS_159	
	AM38	VSS_160	Ш
I2S1_SD03_M1/CPU_BIG1_AVS/I2C1_SDA_M2/CAN2_TX_M1/ HDMI_TX0_SCL_M1/SPI3_CS1_M2/SATA_MP_SWITCH/GPI00_ D5_u	AM39	VSS_161	ı
TOCA COLV DV MA/DDMO CLVO MA/DWMA MO/TOCO CDA MO	AM40	VSS_162	1
	AM41	AVSS_18	ı
DDR_CH0_DQS0P_A	AN1	AVSS_19	
DDR_CH0_DQS0N_A	AN2	VSS_163	I
VSS_487	AN3	MIPI_CAMERA3_CLK_M0/I2C8_SCL_M2/UART1_RTSN_M	П
	AN4	1/PWM14_M2/GPIO1_D6_u MIPI_CAMERA1_CLK_M0/SPDIF0_TX_M0/I2C5_SCL_M3/ UART1_TX_M1/GPIO1_B6_u	
DDR_CH0_DQ9_A	AN5	IZC4_SCL_M3/UART6_CTSN_M1/PWM1_M2/SPI4_CS0_ M2/GPI01_A3_d	
VSS_488	AN6	PCIE20X1_1_WAKEN_M2/I2C2_SCL_M4/UART6_TX_M1/	1
		SPI4_MOSI_M2/GPIO1_A1_d	_
	AN7	AVSS_20	1
	AN8	PCIE20_0_REFCLKP	-
	AN10 AN11	DDR_CH0_LP4/4X_CS1_B VSS_164	-
	AN11 AN12	VSS_165	t
	AN13	DDR_CH0_VDDQ_CKE_1	t
	AN14	DDR_CH0_VDDQ_CKE_2	t
AVSS_30	AN15	VSS_166	
	AN17	VSS_167	
	AN18	VSS_168	L
	AN21	VSS_169	ļ
	AN22	VSS_170	+
	AN23	DDR_CH1_PLL_DVDD	-
	AN25 AN30	VSS_171 VSS_172	t
	AN31	VSS_173	_
	AN32	VSS_174	-
	AN33	VSS 175	t
	AN34	VDD_CPU_BIGO_1	+
	AN35	VDD_CPU_BIGO_2	t
	AN37	VDD_CPU_BIG0_3	t
	AN38	VDD_CPU_BIG0_4	
VSS_500	AN39	VDD_CPU_BIG0_5	
	AN40	AVSS_21	
	AN41	AVSS_22	
	AN42	VSS_176	1
VSS_502	AP2	VSS_177	Ш
		PDM1_CLK1_M1/SATA0_ACT_LED_M1/UART4_TX_M2/S	

RK3588S Datasheet			v 1
Pin Name VSS 504	Pin AP6	Pin Name PDM1_SDI3_M1/UART4_RX_M2/SPI0_MOSI_M2/GPI01_	M3
V55_504	APO	B2_d PDM1_CLK0_M1/UART7_RX_M2/SPI0_CS0_M2/GPI01_B	IYI.3
AVSS_32	AP7	PDM1_CLK0_M1/OAK17_RX_M2/SPI0_CS0_M2/GPI01_B 4_u	МЗ
AVSS_33	AP8	HDMI_TX0_HPD_M0/SPI2_MOSI_M0/GPIO1_A5_d	M4
AVSS_34	AP9	I2SO_LRCK_RX/PDM0_CLK0_M0/I2C4_SDA_M4/PWM15_ IR_M2/GPIO1_C6_d	M4
AVSS_35	AP10	I2S0_SCLK_TX/I2C6_SCL_M1/UART3_CTSN/PWM7_IR_	M4
AVSS_36	AP11	M2/SPI4_CS0_M0/GPIO1_C3_d DDR_CH0_DQ2_B	N1
AVSS_37	AP16	DDR_CH0_DQ13_B	N2
TYPECO_DPO_VDDA_0V85_1	AP18	VSS 178	N3
AVSS_38 SARADC_AVDD_1V8	AP22 AP23	DDR_CH0_DQ12_B DDR_CH0_DQ15_B	N5 N6
VSS_505	AP25	VSS_179	N7
VSS_506	AP27	VSS_180	N9
VDD_NPU_9 AVSS_39	AP30 AP31	VSS_181 VSS_182	N1
AVSS_40	AP32	DDR_CH1_PLL_AVSS	N1
VSS_507	AP33	VSS_183	N1
VSS_508 VSS_509	AP34 AP35	VSS_184 VSS_185	N1
VSS_510	AP37	VSS_186	N2
VSS_511	AP38	VSS_187	N2
VSS_512 VSS 513	AP39 AP40	VDD_CPU_BIGO_6 VDD_CPU_BIGO_7	N2 N2
MIPI_CSIO_D3N	AP41	AVSS_23	N3
MIPI_CSI0_D3P	AP42	VSS_188	N3
SDMMC_CLK/PDM1_CLK0_M0/TEST_CLKOUT_M0/MCU_JTAG_T MS_M0/CAN0_RX_M1/UART5_TX_M0/GPIO4_D5_d SDMMC_D1/PDM1_SDI2_M0/JTAG_TMS_M1/I2C3_SDA_M4/UA	AR1	OSC_1V8_1	N3
RT2_RX_M1/PWM9_M1/GPIO4_D1_u VSS_514	AR2 AR3	OSC_1V8_2 PMUIO1_1V8_1	N3 N3
VSS_515	AR4	VSS_189	N3
DDR_CH0_WCK0N_A DDR_CH0_WCK0P_A	AR5 AR6	VSS_190 VSS_191	N3 N4
2		I2C3_SCL_M0/UART3_TX_M0/SPI4_MOSI_M0/GPIO1_C	
AVSS_41	AR9	1_z	N4
AVSS_42 AVSS_43	AR16 AR18	I2S0_SDI0/GPI01_D4_d DDR_CH0_RESET_B	N ²
TYPECO_DPO_VDDA_0V85_2	AR19	VSS_192	P2
AVSS 44	AR20	DDR_CH0_DQ5_B	P3
AVSS_45 AVSS_46	AR21 AR22	DDR_CH0_DQ4_B DDR_CH0_DQ7_B	P4 P5
TYPECO_DPO_VDDH_1V8	AR23	VSS 193	P6
AVSS_47	AR25	VSS_194	P7
MIPI_D/C_PHY1_VDD MIPI_D/C_PHY1_VDD_1V8_1	AR27 AR30	VSS_195 VSS_196	P8 P9
MIPI_D/C_PHY0_VDD	AR33	DDR_CH0_VDDQ_1	P1
MIPI_D/C_PHY1_VDD_1V2_1	AR34	VSS_197	P1
MIPI_D/C_PHY0_VDD_1V2_2 GMAC1_PPSTRIG/I2C3_SDA_M1/UART7_TX_M1/SPI1_MISO_M	AR35	VDD_VDENC_1	P1
1/GPIO3 CO d GMAC1 TXD3/SDIO D1 M1/I2S3 SCLK/AUDDSM LN/FSPI D2	AR36	VSS_198	P1
_M2/I2C6_SCL_M4/PWM11_IR_M0/SPI4_MOSI_M1/GPIO3_A1 _u	AR37	VSS_199	P1
GMAC1_TXD2/SDIO_D0_M1/I2S3_MCLK/FSPI_D0_M2/I2C6_S DA_M4/PWM10_M0/SPI4_MISO_M1/GPI03_A0_u	AR38	VSS_200	P1
GMAC1_RXD1/I2S2_SCLK_RX_M1/MIPI_CAMERA3_CLK_M1/P WM9_M0/GPIO3_B0_u	AR39	VSS_201	P1
VSS_516	AR40	VDD_CPU_BIG0_8	P2
VSS_517 SDMMC_D3/PDM1_SDI0_M0/JTAG_TMS_M0/I2C8_SDA_M0/UA	AR41	VSS_202	P2
RT5_RTSN_M0/PWM10_M1/GPIO4_D3_u	AT1	VSS_203	P2
VSS_518	AT2	VSS_204	P2
DDR_CH0_WCK1N_A DDR_CH0_WCK1P_A	AT3 AT4	VSS_205 VSS_206	P2
VSS_519	AT5	VSS_207	P3
VSS_520	AT6 AT7	VSS_208	P3
AVSS_48 AVSS_49	AT8	VSS_209 VSS_210	P3
USB20_AVDD_3V3	AT10	VSS_211	Р3
USB20_DVDD_0V75_1	AT11	PDM0_SDI0_M0/SPI1_CS1_M2/GPI01_D5_d I2S0_LRCK_TX/I2C2_SCL_M3/UART4_RTSN/GPI01_C5_	P3
USB20_DVDD_0V75_2	AT12	d	P3
USB20_AVDD_1V8_1	AT13	UART4_TX_M0/PWM0_M1/SPI1_CLK_M2/GPIO1_D2_d	P4
USB20_AVDD_1V8_2 CIF_HREF/BT1120_D8/12S1_SD01_M0/PCIE20X1_1_BUTTON_ DSTN/12C7_SC1_M2/JAPTS_DTSN_M0/DWM14_M1/SD10_CS0_	AT14	I2SO SDO0/I2C4_SCL_M4/UART4_CTSN/GPIO1_C7_d	P4
RSTN/I2C7_SCL_M3/UART8_RTSN_M0/PWM14_M1/SPI0_CS0_ M1/CAN1_RX_M1/GPI04_B2_u	AT15	DDR_CH0_A2_B	R1
AVSS_50 TYPEC0 DP0 VDD 0V85	AT16 AT18	DDR_CH0_A1_B VSS_212	R2
AVSS_51	AT19	VSS_213	R4
AVSS_52	AT20	VSS_214	R8
AVSS_53 AVSS_54	AT21 AT22	DDR_CH0_VDDQ_2 VDD_VDENC_2	R:
AVSS_55	AT23	VSS_215	R1

RK3588S Datasheet		-OV -	
			V.
Pin Name	Pin	Pin Name	
MIPI_D/C_PHY1_VREG AVSS 56	AT27 AT29	VSS_216 VSS 217	R2
MIPI_D/C_PHY0_VDD_1V8_2	AT30	VDD_CPU_BIG0_9	R2
MIPI_D/C_PHY0_VREG	AT33	VDD_CPU_BIGO_10	R2
VSS_521 GMAC1_RXD0/MIPI_CAMERA2_CLK_M1/PWM8_M0/GPIO3_A7_	AT36 AT37	VSS_218 VDD_CPU_BIG1_1	R2
u GMAC1_RXD2/SDIO_D2_M1/I2S3_LRCK/AUDDSM_LP/FSPI_D2			
M2/UART8 TX M1/SPI4 CLK M1/GPIO3 A2 u GMAC1 TXCLK/SDIO CMD M1/I2S3 SDI/AUDDSM RP/UART8	AT38	VDD_CPU_BIG1_2	R.
_RTSN_M1/SPI4_CS1_M1/GPIO3_A4_d	AT39	VDD_CPU_BIG1_3	R
GMAC1_RXD3/SDIO_D3_M1/I2S3_SDO/AUDDSM_RN/FSPI_D3 _M2/UART8_RX_M1/SPI4_CS0_M1/GPIO3_A3_u	AT40	VDD_CPU_BIG1_4	R
MIPI_CSI0_D2P	AT41	VDD_CPU_BIG1_5	R
MIPI_CSIO_D2N SDMMC_CMD/PDM1_CLK1_M0/MCU_JTAG_TCK_M0/CAN0_TX_	AT42	VDD_CPU_BIG1_6	R
M1/UART5_RX_M0/PWM7_IR_M1/GPIO4_D4_u	AU1	VDD_CPU_BIG1_7	R
VSS_522	AU2	VDD_CPU_BIG1_8	R
VSS_523	AU3 AU4	VSS_219 PMUIO1_1V8_2	R
USB20_HOST1_REXT	AU6	I2C3_SDA_M0/UART3_RX_M0/SPI4_MISO_M0/GPIO1_C	R
		0_z I2S0_SDI1/PDM0_SDI3_M0/I2C1_SDA_M4/UART4_RX_	
TYPECO_USB2O_OTGO_REXT	AU7	M0/PWM1_M1/SPI1_CS0_M2/GPIO1_D3_d	R
AVSS_57 CIF_D5/BT1120_D5/I2S1_SDI0_M0/I2C3_SDA_M2/UART3_TX	AU15	VSS_220	T
_M2/SPI2_MOSI_M1/GPIO4_A5_d	AU15	VSS_221	T.
AVSS_58 AVSS_59	AU16 AU18	VSS_222 DDR_CH0_VDDQ_3	T
AVSS_60	AU19	DDR_CH0_VDD_1	Т
AVSS_61 MIPI_CAMERAO_CLK_M0/SPDIF1_TX_M1/I2S1_SDOO_M0/SAT A2_ACT_LED_M0/I2C6_SCL_M3/UART8_RX_M0/SPIO_CS1_M1	AU21 AU22	DDR_CH0_VDD_2 VDD_VDENC_3	T
/GPIO4_B1_u BT1120_D11/UART9_RX_M1/PWM12_M1/SPI3_MISO_M1/GPIO 4_B5_d	AU23	VSS_224	Т
AVSS_62 AVSS 63	AU24 AU25	VSS_225 VSS_226	T
AVSS_64	AU27	VSS 227	Ť
AVSS_65	AU28	VSS_228	T
AVSS_66 CIF_D11/PCIE20X1_2_CLKREQN_M0/HDMI_TX0_SCL_M2/I2C5	AU29 AU30	VSS 229 VSS 230	T
SCL_M0/SPI3_MOSI_M3/GPIO3_C7_u AVSS 67	AU31	VDD_CPU_BIG1_9	T.
CIF_D8/FSPI_CS0N_M2/CAN2_RX_M0/UART5_TX_M1/SPI3_CS	AU34	VSS 231	T.
0_M3/GPIO3_C4_u VSS_525	AU35	VSS 232	T
VSS_526	AU38	VSS_233	T
VSS_527	AU39 AU40	VSS_234	T
VSS_528 MIPI_CSI0_CLK1P	AU41	VSS_235 VSS 236	T
MIPI_CSIO_CLK1N	AU42	XIN_24M	T
SDMMC_D2/PDM1_SDI1_M0/JTAG_TCK_M0/I2C8_SCL_M0/UA RT5_CTSN_M0/GPIO4_D2_u	AV1	XOUT_24M	T
SDMMC_D0/PDM1_SDI3_M0/JTAG_TCK_M1/I2C3_SCL_M4/UA RT2_TX_M1/PWM8_M1/GPIO4_D0_u	AV2	VSS_223	Т
DDR_CH0_DQS1N_A	AV3	DDR_CH0_A0_A	U
DDR_CH0_DQS1P_A VSS_529	AV4 AV5	DDR_CH0_A0_B DDR_CH0_DQ0_B	U
USB20_HOST0_DM	AV6	DDR_CH0_DQ0_B DDR_CH0_DQ6_B	U
USB20_HOST1_DP	AV7	DDR_CH0_DQ3_B	l
AVSS_68 AVSS_69	AV8 AV9	VSS_237 VSS_238	l
TYPEC0_USB20_VBUSDET	AV10	VSS_239	U
SARADC_IN2	AV11	DDR_CH0_VDD_4	U
AVSS_70 SARADC_IN3	AV12 AV13	DDR_CH0_VDD_4 VDD_VDENC_4	U
AVSS_71	AV14	VSS_240	U
AVSS_72 AVSS_73	AV15 AV16	VSS_241 VSS_242	U
CIF_D6/BT1120_D6/I2S1_SDI1_M0/I2C5_SCL_M2/UART3_RX	AV18	VSS_242 VSS_243	U
M2/SPI2_CLK_M1/GPIO4_A6_d CIF_D0/BT1120_D0/I2S1_MCLK_M0/PCIE20X1_1_CLKREQN_M 1/UART9_RTSN_M1/SPI0_MISO_M1/GPIO4_A0_d	AV19	VSS_244	U
AVSS_74	AV21	VSS_245	U
BT1120_D13/PCIE20X1_2_CLKREQN_M1/HDMI_TX0_SCL_M0/I 2C5_SDA_M1/SPI3_CLK_M1/GPI04_B7_u CIF_VSYNC/BT1120_D9/I2S1_SD02_M0/PCIE20X1_2_BUTTON	AV22	VSS_246	U
RSTN/I2C7_SDA_M3/UART8_CTSN_M0/PWM15_IR_M1/CAN1 _TX_M1/GPIO4_B3_u	AV25	VSS_247	U
AVSS_75 CIF_D2/BT1120_D2/I2S1_LRCK_TX_M0/PCIE20X1_1_PERSTN	AV25	VSS_248	U
_M1/SPIO_CLK_M1/GPIO4_A2_d CIF_CLKOUT/BT1120_D10/I2S1_SDO3_M0/DP0_HPDIN_M0/SP DIF0_TX_M1/UART9_TX_M1/PWM11_IR_M1/GPIO4_B4_u	AV26 AV27	VDD_CPU_BIG1_10 I2S0_SCLK_RX/PDM0_CLK1_M0/I2C2_SDA_M3/PWM11_ IR_M2/SPI4_CS1_M0/GPIO1_C4_d	U
AVSS_76	AV29	IR_MZ/STI4_CSI_MO/GFID1_C4_U I2SO_MCLK/I2C6_SDA_M1/UART3_RTSN/PWM3_IR_M2/ SPI4_CLK_MO/GPID1_C2_d	ι
CIF_D10/SPI3_MISO_M3/GPIO3_C6_u	AV30	1250_SD01/I2C7_SCL_M0/UART6_TX_M2/SPI1_MISO_ M2/GPI01_D0_d	ι

	RK3588S Datasheet			v
	7.5			
	Pin Name HDMI TX0 HPD M1/MCU JTAG TCK M1/UART9 RX M2/SPI0	Pin	Pin Name I2S0_SD02/I2S0_SDI3/PDM0_SDI1_M0/I2C7_SDA_M0/	
	_CS0_M3/GPIO3_D4_d	AV31	UART6_RX_M2/SPI1_MOSI_M2/GPI01_D1_d	U
	AVSS_77	AV32	VSS_249	U
	AVSS_78	AV33	VSS_250	U
	CIF_D9/FSPI_CS1N_M2/CAN2_TX_M0/UART5_RX_M1/SPI3_CS 1_M3/GPIO3_C5_u	AV34	VSS_251	U
	GMAC1_TXD1/I2S2_MCLK_M1/UART2_CTSN/GPIO3_B4_u	AV35	DDR CH0 CKB B	V
	VSS_530	AV36	DDR_CH0_CK_B	V
	ETH1_REFCLKO_25M/MIPI_CAMERA1_CLK_M1/I2C4_SCL_M0/	AV37	VSS_252	V
	GPIO3_A6_d GMAC1_RXCLK/SDIO_CLK_M1/MIPI_CAMERA0_CLK_M1/FSPI_			
	CLK M2/I2C4 SDA M0/UART8 CTSN M1/GPIO3 A5 d GMAC1 RXDV CRS/I2S2 LRCK RX M1/MIPI CAMERA4 CLK	AV38	DDR_CH0_DM0_B	V
2C	M1/UART2_TX_M2/PWM2_M1/GPIO3_B1_d	AV39	VSS_253	V
(A)	GMAC1_MDC/MIPI_TE0/I2C8_SCL_M4/UART7_RTSN_M1/PWM 14_M0/SPI1_CS0_M1/GPIO3_C2_d	AV40	VSS_254	V
	VSS 531	AV41	VSS 255	V
	VSS_532	AW3	DDR_CH0_VDDQ_4	V
	VSS_533	AW4	DDR_CH0_VDD_MIF_1	V
	USB20_HOST0_REXT	AW5	DDR_CH0_VDD_MIF_2	V
	USB20_HOST0_DP	AW6	DDR_CH0_VDD_MIF_3	V
	USB20_HOST1_DM	AW7	VSS_256	V
	AVSS_79	AW8	VSS_257	V
	AVSS_80	AW9	VSS_258	V
	TYPECO_USB2O_OTG_ID	AW10	VSS_259	V.
	TYPECO_DPO_REXT	AW11	VSS_260	V.
	AVSS_81	AW12	VSS_261	V:
	SARADC_IN5 AVSS 82	AW13	VDD_CPU_BIG1_MEM_1	V
	SARADC_INO_BOOT	AW14 AW15	VDD_CPU_BIG1_MEM_2 VDD_CPU_BIG1_MEM_3	V
	AVSS_83	AW15	VDD CPU BIG1 MEM 4	V
	AVSS 84	AW17	VSS 262	V
	CIF_D1/BT1120_D1/I2S1_SCLK_TX_M0/PCIE20X1_1_WAKEN_	AW18	VSS_263	V
	M1/UART9_CTSN_M1/SPI0_MOSI_M1/GPI04_A1_d CIF_D4/BT1120_D4/I2S1_LRCK_RX_M0/I2C3_SCL_M2/UART0		,CX	-
	RX_M2/SPI2_MISO_M1/GPIO4_A4_d	AW19	VSS_264	V
	AVSS_85 BT1120_D12/SATA0_ACT_LED_M0/I2C5_SCL_M1/PWM13_M1/	AW21	VSS_265	V
	SPI3_MOSI_M1/GPIO4_B6_d	AW22	VSS_266	V.
	BT1120_D14/PCIE20X1_2_WAKEN_M1/HDMI_TX0_SDA_M0/I2 C8 SCL M3/SPI3 CS0 M1/GPIO4 C0 u	AW23	PMUIO2_1	V
	AVSS_86	AW25	PMUIO2_2	V
	CIF_D7/BT1120_D7/I2S1_SDI2_M0/I2C5_SDA_M2/SPI2_CS0_ M1/GPIO4_A7_d	AW26	PMUIO2_1V8_1	V
	CIF_CLKIN/BT1120_CLKOUT/I2S1_SDI3_M0/I2C6_SDA_M3/U	AW27	VSS 267	V
~C	ART8_TX_M0/SPI2_CS1_M1/GPIO4_B0_d AVSS_87	AW28	VSS_268	V
0	AVSS_88	AW29	VSS_269	V
•	MCU_JTAG_TMS_M1/UART9_TX_M2/PWM11_IR_M3/SPI0_CS1	AW30	TVSS	V
	M3/GPIO3_D5_d CIF_D12/PCIE20X1_2_WAKEN_M0/HDMI_TX0_SDA_M2/I2C5	AWSO	1733	۷.
	SDA_M0/UART4_RX_M1/PWM8_M2/SPI3_CLK_M3/GPIO3_D0_	AW31	NPOR	V
	U AVICE 90	AM/22	VSS 270	14
	AVSS_89 AVSS 90	AW32 AW33	VSS_271	W
	GMAC1_TXER/I2S2_SDI_M1/UART2_RX_M2/PWM3_IR_M1/GPI			
	03_B2_d	AW34	VSS_272	W
	GMAC1_TXD0/I2S2_SD0_M1/UART2_RTSN/GPIO3_B3_u	AW35	VSS_273	W
	AVSS 91	AW36	VSS_274	W
			DDR_CH0_VDDQ_5	W
	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3	AW37	=	
	GMAC1_MCLKINOUT/I2\$2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d		VDD VDENC 5	
	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPI03_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPI03_C1_d	AW38	VDD_VDENC_5	
	GMAC1_MCLKINOUT/I2\$2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d		VDD_VDENC_5 VDD_VDENC_MEM_1	
	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPI03_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPI03_C1_d GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW	AW38		W
	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d AVSS_92 MIPI_DPHY0_RX_D3P/NO_USE	AW38 AW39 AW40 AW41	VDD_VDENC_MEM_1 VSS_275 VSS_276	W W
	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d AVSS_92 MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C	AW38 AW39 AW40 AW41 AW42	VDD_VDENC_MEM_1 VSS_275 VSS_276 VSS_277	W W
	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d GMAC1_MDIO/MIPI_TEI/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d AVSS_92 MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C HDMI_TX0_SBDN/EDP_TX0_AUXN	AW38 AW39 AW40 AW41 AW42 AY1	VDD_VDENC_MEM_1 VSS_275 VSS_276 VSS_277 VSS_278	W W
	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d GMAC1_MDIO/MIPI_TEI/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d AVSS_92 MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C HDMI_TX0_SBDN/EDP_TX0_AUXN AVSS_93	AW38 AW39 AW40 AW41 AW42 AY1 AY2	VDD_VDENC_MEM_1 VSS_275 VSS_276 VSS_277 VSS_278 VSS_279	W W W
	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d AVSS_92 MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C HDMI_TX0_SBDN/EDP_TX0_AUXN AVSS_93 HDMI/eDP_TX0_REXT	AW38 AW39 AW40 AW41 AW42 AY1 AY2 AY3	VDD_VDENC_MEM_1 VSS_275 VSS_276 VSS_277 VSS_278 VSS_279 VSS_280	W W W
	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d AVSS_92 MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C HDMI_TXO_SBDN/EDP_TXO_AUXN AVSS_93 HDMI/eDP_TXO_REXT AVSS_94	AW38 AW39 AW40 AW41 AW42 AY1 AY2 AY3 AY4	VDD_VDENC_MEM_1 VSS_275 VSS_276 VSS_277 VSS_278 VSS_279 VSS_280 VDD_LOGIC_3	W W W W
	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d GMAC1_MDIO/MIPI_TE1/I2CS_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d AVSS_92 MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C HDMI_TXO_SBDN/EDP_TXO_AUXN AVSS_93 HDMI/eDP_TXO_REXT AVSS_94 AVSS_95	AW38 AW39 AW40 AW41 AW42 AY1 AY2 AY3 AY4 AY5	VDD_VDENC_MEM_1 VSS_275 VSS_276 VSS_277 VSS_278 VSS_279 VSS_280 VDD_LOGIC_3 REFCLK_OUT/GPIOO_AO_d	W W W W W
	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d AVSS_92 MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C HDMI_TXO_SBDN/EDP_TXO_AUXN AVSS_93 HDMI/eDP_TXO_REXT AVSS_94 AVSS_96	AW38 AW39 AW40 AW41 AW42 AY1 AY2 AY3 AY4 AY5 AY7	VDD_VDENC_MEM_1 VSS_275 VSS_276 VSS_277 VSS_278 VSS_279 VSS_280 VDD_LOGIC_3 REFCLK_OUT/GPIOO_AO_d SPI2_MOSI_M2/I2C0_SDA_M0/GPIOO_A6_z SPI2_CSO_M2/I2C1_SDA_M1/PWM5_M0/UARTO_TX_M1/	W W W W W W
	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d AVSS_92 MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C HDMI_TXO_SBDN/EDP_TXO_AUXN AVSS_93 HDMI/eDP_TXO_REXT AVSS_94 AVSS_95 AVSS_96 AVSS_97	AW38 AW39 AW40 AW41 AW42 AY1 AY2 AY3 AY4 AY5 AY7 AY8	VDD_VDENC_MEM_1 VSS_275 VSS_276 VSS_277 VSS_278 VSS_279 VSS_280 VDD_LOGIC_3 REFCLK_OUT/GPIOO_AO_d SPI2_MOSI_M2/I2C0_SDA_M0/GPIOO_A6_z SPI2_CSO_M2/I2C1_SDA_M1/PWM5_M0/UART0_TX_M1/GPIOO_B1_z	\(\) \(\)
	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d AVSS_92 MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C HDMI_TXO_SBDN/EDP_TXO_AUXN AVSS_93 HDMI/eDP_TXO_REXT AVSS_94 AVSS_95 AVSS_96 AVSS_97 TYPECO_USB20_OTG_DM TYPECO_USB20_OTG_DP	AW38 AW39 AW40 AW41 AW42 AY1 AY2 AY3 AY4 AY5 AY7 AY8 AY10 AY11	VDD_VDENC_MEM_1 VSS_275 VSS_276 VSS_277 VSS_278 VSS_279 VSS_280 VDD_LOGIC_3 REFCLK_OUT/GPIOO_AO_d SPI2_MOSI_M2/I2C0_SDA_M0/GPIOO_A6_z SPI2_CSO_M2/I2C1_SDA_M1/PWM5_M0/UART0_TX_M1/GPIOO_B1_z PMIC_SLEEP1/GPIOO_A2_d PMIC_INT_L/GPIOO_A7_u	W W W W W W W W W W W W W W W W W W W
	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d AVSS_92 MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C HDMI_TX0_SBDN/EDP_TX0_AUXN AVSS_93 HDMI/eDP_TX0_REXT AVSS_94 AVSS_95 AVSS_96 AVSS_97 TYPECO_USB20_OTG_DM TYPECO_USB20_OTG_DP AVSS_99	AW38 AW39 AW40 AW41 AW42 AY1 AY2 AY3 AY4 AY5 AY7 AY8 AY10 AY11 AY12	VDD_VDENC_MEM_1 VSS_275 VSS_276 VSS_276 VSS_277 VSS_278 VSS_279 VSS_280 VDD_LOGIC_3 REFCLK_OUT/GPIOO_AO_d SPI2_MOSI_M2/I2CO_SDA_M0/GPIOO_A6_z SPI2_CSO_M2/I2C1_SDA_M1/PWM5_M0/UARTO_TX_M1/GPIOO_BI_z PMIC_SLEEPI/GPIOO_A2_d PMIC_SINT_L/GPIOO_A7_u DDR_CHO_A4_A	W W W W W W W W W W W W W W W W W W W
	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d AVSS_92 MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C HDMI_TX0_SBDN/EDP_TX0_AUXN AVSS_93 HDMI/eDP_TX0_REXT AVSS_94 AVSS_95 AVSS_96 AVSS_97 TYPEC0_USB20_OTG_DM TYPEC0_USB20_OTG_DP AVSS_99 SARADC_IN1	AW38 AW39 AW40 AW41 AW42 AY1 AY2 AY3 AY4 AY5 AY7 AY8 AY10 AY11 AY12 AY13	VDD_VDENC_MEM_1 VSS_275 VSS_276 VSS_277 VSS_278 VSS_279 VSS_280 VDD_LOGIC_3 REFCLK_OUT/GPIO0_A0_d SPI2_MOSI_M2/I2C0_SDA_M0/GPIO0_A6_z SPI2_CSO_M2/I2C1_SDA_M1/PWM5_M0/UART0_TX_M1/ GPIO0_B1_z PMIC_SLEEPI/GPIO0_A2_d PMIC_INT_L/GPIO0_A7_u DDR_CH0_A4_A DDR_CH0_LP4/4X_CSO_A	W
×°°	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d AVSS_92 MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C HDMI_TXO_SBDN/EDP_TXO_AUXN AVSS_93 HDMI/eDP_TXO_REXT AVSS_94 AVSS_95 AVSS_96 AVSS_97 TYPECO_USB20_OTG_DM TYPECO_USB20_OTG_DP AVSS_99 SARADC_IN1 AVSS_100	AW38 AW39 AW40 AW41 AW42 AY1 AY2 AY3 AY4 AY5 AY7 AY8 AY10 AY11 AY12 AY13 AY14	VDD_VDENC_MEM_1 VSS_275 VSS_276 VSS_277 VSS_278 VSS_279 VSS_280 VDD_LOGIC_3 REFCLK_OUT/GPIOO_AO_d SPI2_MOSI_M2/I2C0_SDA_M0/GPIOO_A6_z SPI2_CSO_M2/I2C1_SDA_M1/PWM5_M0/UART0_TX_M1/ GPIOO_B1_z PMIC_SILEEPI/GPIOO_A2_d PMIC_INT_L/GPIOO_A7_u DDR_CHO_A4_A DDR_CHO_LP4/4X_CSO_A VSS_281	W
80	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d AVSS_92 MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE AVSS_93 HDMI/eDP_TX0_REXT AVSS_94 AVSS_95 AVSS_96 AVSS_97 TYPECO_USB20_OTG_DM TYPECO_USB20_OTG_DP AVSS_99 SARADC_IN1 AVSS_100 SARADC_IN4	AW38 AW39 AW40 AW41 AW42 AY1 AY2 AY3 AY4 AY5 AY7 AY8 AY10 AY11 AY12 AY13 AY14 AY15	VDD_VDENC_MEM_1 VSS_275 VSS_276 VSS_277 VSS_278 VSS_279 VSS_280 VDD_LOGIC_3 REFCLK_OUT/GPIOO_A0_d SPI2_MOSI_M2/I2C0_SDA_M0/GPIOO_A6_z SPI2_CSO_M2/I2C1_SDA_M1/PWM5_M0/UART0_TX_M1/ GPIO0_B1_z PMIC_SLEEP1/GPIOO_A2_d PMIC_INT_L/GPIO0_A7_u DDR_CHO_A4_A DDR_CHO_LP4/4X_CSO_A VSS_281 VSS_282	W
\$00°	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d AVSS_92 MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C HDMI_TX0_SBDN/EDP_TX0_AUXN AVSS_93 HDMI/eDP_TX0_REXT AVSS_94 AVSS_95 AVSS_96 AVSS_97 TYPECO_USB20_OTG_DM TYPECO_USB20_OTG_DP AVSS_99 SARADC_IN1 AVSS_100 SARADC_IN4 AVSS_101	AW38 AW39 AW40 AW41 AW42 AY1 AY2 AY3 AY4 AY5 AY7 AY8 AY10 AY11 AY12 AY13 AY14 AY15 AY16	VDD_VDENC_MEM_1 VSS_275 VSS_276 VSS_277 VSS_278 VSS_279 VSS_280 VDD_LOGIC_3 REFCLK_OUT/GPIOO_AO_d SPI2_MOSI_M2/I2C0_SDA_M0/GPIOO_A6_z SPI2_CSO_M2/I2C1_SDA_M1/PWM5_M0/UART0_TX_M1/ GPIOO_B1_z PMIC_SLEEP1/GPIOO_A2_d PMIC_INT_L/GPIOO_A7_u DDR_CHO_A4_A DDR_CHO_LP4/4X_CSO_A VSS_281 VSS_282 VSS_282	W
***	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d AVSS_92 MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C HDMI_TXO_SBDN/EDP_TXO_AUXN AVSS_93 HDMI/eDP_TXO_REXT AVSS_94 AVSS_95 AVSS_96 AVSS_97 TYPECO_USB20_OTG_DM TYPECO_USB20_OTG_DP AVSS_99 SARADC_IN14 AVSS_101 AVSS_101 AVSS_102	AW38 AW39 AW40 AW41 AW42 AY1 AY2 AY3 AY4 AY5 AY7 AY8 AY10 AY11 AY12 AY13 AY14 AY15 AY16 AY17	VDD_VDENC_MEM_1 VSS_275 VSS_276 VSS_277 VSS_278 VSS_278 VSS_279 VSS_280 VDD_LOGIC_3 REFCLK_OUT/GPIO0_A0_d SPI2_MOSI_M2/I2C0_SDA_M0/GPIO0_A6_z SPI2_CS0_M2/I2C1_SDA_M1/PWM5_M0/UART0_TX_M1/GPIO0_B1_z PMIC_SLEEP1/GPIO0_A2_d PMIC_SLEEP1/GPIO0_A7_u DDR_CH0_LP4/4X_CS0_A VSS_281 VSS_283 VSS_283	W W W W W W W W W W W W W W W W W W W
800	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d AVSS_92 MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C HDMI_TXO_SBDN/EDP_TXO_AUXN AVSS_93 HDMI/eDP_TXO_REXT AVSS_94 AVSS_95 AVSS_96 AVSS_97 TYPECO_USB20_OTG_DM TYPECO_USB20_OTG_DP AVSS_99 SARADC_IN1 AVSS_100 SARADC_IN4 AVSS_101 AVSS_102 AVSS_103	AW38 AW39 AW40 AW41 AW42 AY1 AY2 AY3 AY4 AY5 AY7 AY8 AY10 AY11 AY12 AY13 AY14 AY15 AY16 AY17 AY18	VDD_VDENC_MEM_1 VSS_275 VSS_276 VSS_277 VSS_278 VSS_278 VSS_279 VSS_280 VDD_LOGIC_3 REFCLK_OUT/GPIO0_A0_d SPI2_MOSI_M2/I2C0_SDA_M0/GPIO0_A6_z SPI2_CSO_M2/I2C1_SDA_M1/PWM5_M0/UART0_TX_M1/GPIO0_B1_z PMIC_SILEEPI/GPIO0_A2_d PMIC_INT_L/GPIO0_A7_u DDR_CH0_A4_A DDR_CH0_LP4/4X_CS0_A VSS_281 VSS_281 VSS_282 VSS_283 VSS_284 DDR_CH0_VDDQ_6	W W W W W W W W W W W W W W W W W W W
**************************************	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d AVSS_92 MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C HDMI_TXO_SBDN/EDP_TXO_AUXN AVSS_93 HDMI/eDP_TXO_REXT AVSS_94 AVSS_95 AVSS_96 AVSS_97 TYPECO_USB20_OTG_DM TYPECO_USB20_OTG_DP AVSS_99 SARADC_IN14 AVSS_101 AVSS_101 AVSS_102	AW38 AW39 AW40 AW41 AW42 AY1 AY2 AY3 AY4 AY5 AY7 AY8 AY10 AY11 AY12 AY13 AY14 AY15 AY16 AY17	VDD_VDENC_MEM_1 VSS_275 VSS_276 VSS_277 VSS_278 VSS_278 VSS_279 VSS_280 VDD_LOGIC_3 REFCLK_OUT/GPIO0_A0_d SPI2_MOSI_M2/I2C0_SDA_M0/GPIO0_A6_z SPI2_CS0_M2/I2C1_SDA_M1/PWM5_M0/UART0_TX_M1/GPIO0_B1_z PMIC_SLEEP1/GPIO0_A2_d PMIC_SLEEP1/GPIO0_A7_u DDR_CH0_LP4/4X_CS0_A VSS_281 VSS_283 VSS_283	W
800	GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3 _RX_M1/PWM13_M0/GPIO3_B6_d GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d AVSS_92 MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3P/NO_USE MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C HDMI_TXO_SBDN/EDP_TXO_AUXN AVSS_93 HDMI/eDP_TXO_REXT AVSS_94 AVSS_95 AVSS_96 AVSS_97 TYPECO_USB20_OTG_DM TYPECO_USB20_OTG_DP AVSS_99 SARADC_IN1 AVSS_100 SARADC_IN4 AVSS_101 AVSS_101 AVSS_102 AVSS_103 CIF_D3/BT1120_D3/I2S1_SCLK_RX_M0/UART0_TX_M2/GPIO4	AW38 AW39 AW40 AW41 AW42 AY1 AY2 AY3 AY4 AY5 AY7 AY8 AY10 AY11 AY12 AY13 AY14 AY15 AY16 AY17 AY18	VDD_VDENC_MEM_1 VSS_275 VSS_276 VSS_277 VSS_278 VSS_278 VSS_279 VSS_280 VDD_LOGIC_3 REFCLK_OUT/GPIO0_A0_d SPI2_MOSI_M2/I2C0_SDA_M0/GPIO0_A6_z SPI2_CSO_M2/I2C1_SDA_M1/PWM5_M0/UART0_TX_M1/GPIO0_B1_z PMIC_SILEEPI/GPIO0_A2_d PMIC_INT_L/GPIO0_A7_u DDR_CH0_A4_A DDR_CH0_LP4/4X_CS0_A VSS_281 VSS_281 VSS_282 VSS_283 VSS_284 DDR_CH0_VDDQ_6	W W W W W W W W W W W W W W W W W W W

AVSS 107)
CIF_D13/PCIE20X1_2_PERSTN_M0/UART4_TX_M1/PWM9_M2/SPI0_MISO_M3/GPI03_D1_d	
AVSS_108 AVSS_109 AVSS_109 AVSS_109 CIF_D14/I2C7_SCL_M2/UART9_RTSN_M2/SPI0_MOSI_M3/GPI O3_D2_d CIF_D15/I2C7_SDA_M2/UART9_CTSN_M2/PWM10_M2/SPI0_C LK_M3/GPIO3_D3_d AVSS_110 AVSS_110 AVSS_111 GMAC1_PTP_REF_CLK/I2C3_SCL_M1/SPI1_MOSI_M1/GPIO3_B 7_d GMAC1_TXEN/I2S2_SCLK_TX_M1/CAN1_RX_M0/UART3_TX_M 1/PWM12_M0/GPIO3_B5_u AVSS_112 AVSS_113 AVSS_114 AY39 AY31 AY35 VSS_292 AY31 VSS_293 AY34 VSS_295 AY34 VSS_295 AY34 AY35 VDD_LOGIC_4 AY36 PMUIO2_1V8_2 AY37 SPI2_MISO_M2/I2C0_SCL_M0/CRIP AY39 AY39 AY39 AY39 AY39 AY39 AY39 AY39	
AVSS_109 CIF_D14/I2C7_SCL_M2/UART9_RTSN_M2/SPI0_MOSI_M3/GPI O3_D2_d CIF_D15/I2C7_SDA_M2/UART9_CTSN_M2/PWM10_M2/SPI0_C LK_M3/GPIO3_D3_d AVSS_110 AVSS_111 AVSS_111 GMAC1_PTP_REF_CLK/I2C3_SCL_M1/SPI1_MOSI_M1/GPIO3_B 7_d GMAC1_TXEN/I2S2_SCLK_TX_M1/CAN1_RX_M0/UART3_TX_M 1/PWM12_M0/GPIO3_B5_u AVSS_112 AVSS_113 AVSS_114 AY39 AY39	
O3 D2 d AT30 VSS_291 CIF_D15/I2C7_SDA_M2/UART9_CTSN_M2/PWM10_M2/SPI0_C AY31 VSS_292 LK_M3/GPI03_D3_d AY32 VSS_292 AVSS_110 AY33 VSS_293 AVSS_111 AY33 VSS_294 GMAC1_PTP_REF_CLK/I2C3_SCL_M1/SPI1_MOSI_M1/GPI03_B AY34 VSS_295 GMAC1_TXEN/I2S2_SCLK_TX_M1/CAN1_RX_M0/UART3_TX_M AY35 VDD_LOGIC_4 AVSS_112 AY36 PMUIO2_1V8_2 AVSS_113 AY37 SPI2_MISO_M2/I2C0_SCL_M0/G AVSS_114 AY39 SPI2_CLK_M2/SDMMC_PWREN/I MIPI_DPHY0_RX_D1N/MIPI_CPHY0_RX_TRIO0_C AY41 EMMC_D1/FSPI_D1_M0/GPI02 AVSS_11E AY41 EMMC_D0/FSDI_D0_M0/CPI03	
LK_M3/GPIO3_D3_d AVSS_110 AVSS_111 GMAC1_PTP_REF_CLK/I2C3_SCL_M1/SPI1_MOSI_M1/GPIO3_B 7_d GMAC1_TXEN/I2S2_SCLK_TX_M1/CAN1_RX_M0/UART3_TX_M 1/PWM12_M0/GPIO3_B5_u AVSS_112 AVSS_113 AVSS_113 AVSS_114 MIPI_DPHY0_RX_D1N/MIPI_CPHY0_RX_TRIO0_C AV41 EMMC_D1/FSPI_D1_M0/GPIO3_D1_N	
AVSS_111	
GMAC1_PTP_REF_CLK/I2C3_SCL_M1/SPI1_MOSI_M1/GPIO3_B AY34	
AY36	
AVSS_112 AVSS_113 AVSS_114 AVSS_115 AVSS_1	
AVSS_113 AY37 SPI2_MISO_M2/I2C0_SCL_M0/G AVSS_114 AY39 SPI2_CLK_M2/SDMMC_PWREN/I MIPI_DPHY0_RX_D1N/MIPI_CPHY0_RX_TRIO0_C AY41 EMMC_D1/FSPI_D1_M0/GPI02 AVSS_11E AY41 EMMC_D0/FSDI_D0_M0/GPI02	
AVSS_114 AY39 MIP_ DPHYO_RX_D1N/MIPI_CPHYO_RX_TRIOO_C AY41 EMMC_D1/FSPI_D1_MO/GPIO2	PIO0 B3 z
AV6C 11E AV41 EMMC D0/ESDI D0 M0/CDIO3	
AVSS_115 MIPI_DPHY0_RX_D2P/MIPI_CPHY0_RX_TRIO2_B AY42 AY41 EMMC_D0/FSPI_D0_M0/GPIO2 AY42 AY42	D1_u
MIPI_DPHY0_RX_D2P/MIPI_CPHY0_RX_TRIO2_B AY42 AY42 AY42	00_u
iJRATIR!	ROM LPTORA 9G

Copyright 2022 ©Rockchip Electronics Co., Ltd.

LA A BCB

LOKINIBOOK, NURAT IRKAN NICRON LEDDERA SCED

Chapter 3 Electrical Specification

3.1 Absolute Ratings

The below table provides the absolute ratings.

Absolute maximum or minimum ratings specify the values beyond which the device may be damaged permanently. Long-term exposure to absolute maximum ratings conditions may affect device reliability.

Table 3-1 Absolute ratings

Table 3-1 Absolute ratings								
Parameters	Related Power Group	Min	Max	Unit				
Supply voltage for CPU	VDD_CPU_BIG0 VDD_CPU_BIG1 VDD_CPU_LIT	-0.3	1.1	V				
Supply voltage for CPU memory	VDD_CPU_BIGO_MEM VDD_CPU_BIG1_MEM VDD_CPU_LIT_MEM	-0.3	1.1	V				
Supply voltage for GPU	VDD_GPU	-0.3	1.1	٧				
Supply voltage for GPU memory	VDD_GPU_MEM	-0.3	1.1	V				
Supply voltage for NPU	VDD_NPU	-0.3	1.1	V				
Supply voltage for NPU memory	VDD_NPU_MEM	-0.3	M.1	V				
Supply voltage for VCODEC	VDD_VDENC	-0.3	0.95	V				
Supply voltage for VCODEC memory	VDD_VDENC_MEM	-0.3	0.95	V				
Supply voltage for core logic	VDD_LOGIC	-0.3	0.95	V				
0.75V supply voltage	PMU_0V75 PLL_DVDD0V75 USB20_DVDD_0V75 HDMI/eDP_TX0_VDD_0V75 HDMI/eDP_TX0_AVDD_0V75 MIPI_CSI0_AVCC0V75 OTP_VDDOTP_0V75	-0.3	0.95	V				
0.85V supply voltage	DDR_CHO_VDD DDR_CHO_VDD_MIF DDR_CH0_PLL_DVDD DDR_CH1_VDD DDR_CH1_VDD_MIF DDR_CH1_PLL_DVDD TYPECO_DPO_VDD_0V85 TYPECO_DPO_VDDA_0V85 MIPI_D/C_PHY0_VDD MIPI_D/C_PHY1_VDD PCIE20_SATA30_USB30_2_AVDD_0V85	-0.3	1.00	V				
1.2V supply voltage	MIPI_D/C_PHY_VDD_1V2	-0.3	1.35	V				
1.8V supply voltage	HDMI/eDP_TX0_VDD_IO_1V8 MIPI_CSI0_AVCC1V8 MIPI_D/C_PHY_VDD_1V8 PCIE20_SATA30_0_AVDD_1V8 PCIE20_SATA30_USB30_2_AVDD_1V8 SARADC_AVDD_1V8 OSC_1V8	0.5	1.98	V				
3.3V supply voltage	USB20_AVDD_3V3	-0.5	3.63	V				
1.8V only GPIO supply voltage	PMUIO1_1V8 EMMCIO_1V8 VCCIO1_1V8	-0.5	1.98	V				
1.8V/3.3V GPIO supply voltage	PMUIQ2_1V8 VCCIQ2_1V8 VCCIQ4_1V8 VCCIQ5_1V8 VCCIQ6_1V8	-0.5	3.63	V				
Supply voltage for DDR IO (LPDDR4/4X 0.6V; LPDDR5 0.5V)	✓ DDR_CH0_VDDQ DDR_CH0_VDDQ_CK DDR_CH1_VDDQ DDR_CH1_VDDQ_CK	-0.3	0.7	V				

Parameters	Related Power Group	Min	Max	Unit
Supply voltage for DDR IO (LPDDR4/4X 1.1V; LPDDR5 1.05V)	DDR_CH0_VDDQ_CKE DDR_CH1_VDDQ_CKE	-0.3	1.25	V
Storage Temperature	Tstg	-40	125	°C
Max Conjunction Temperature	Tj , ZY	NA	125	°C

	Storage Temperature	Tstg	, al	-40	125	°C			
	Max Conjunction Temperature	Tj	,RY	NA	125	°C			
•	3 2 Recommende	d Operating Condition							
M	Parameters	Symbol	Min	Тур	Max	Unit			
CKD.	Voltage for CPU BigCore 0	VDD_CPU_BIG0	0.55	0.75	1.05	V			
	Voltage for CPU BigCore 0 Memory	VDD_CPU_BIG0_MEM	0.675	0.75	1.05	V			
	Voltage for CPU BigCore 1	VDD_CPU_BIG1	0.55	0.75	1.05	V			
	Voltage for CPU BigCore 1 Memory	VDD_CPU_BIG1_MEM	0.675	0.75	1.05	V			
	Voltage for CPU LitCore and DSU	VDD_CPU_LIT	0.55	0.75	0.95	V			
	Voltage for CPU LitCore and DSU Memory	VDD_CPU_LIT_MEM	0.675	0.75	0.95	V			
	Voltage for GPU	VDD_GPU	0.55	0.75	0.95	V			
	Voltage for GPU Memory	VDD_GPU_MEM	0.675	0.75	0.95	V			
	Voltage for NPU	VDD_NPU	0.55	0.75	0.95	V			
	Voltage for NPU Memory	VDD_NPU_MEM	0.675	0.75	0.95	V			
	Voltage for VCODEC	VDD_VDENC	0.675	0.75	0.825	V			
	Voltage for VCODEC Memory	VDD_VDENC_MEM	0.675	0.75	0.825	V			
	Voltage for Logic	VDD_LOGIC	0.675	0.75	0.825	V			
	Voltage for PMU	PMU_0V75	0.675	0.75	0.825	V			
20C	Digital GPIO Power (1.8V only)	PMUIO1_1V8, VCCIO1_1V8	1.65	1.8	1.95	V			
OKUM BOC	Digital GPIO Power (3.3V/1.8V)	PMUIO2_1V8, VCCIO2_1V8, VCCIO4_1V8, VCCIO5_1V8, VCCIO6_1V8	2.7 1.65	3.3 1.8	3.6 1.95	V			
V	eMMC IO Power (1.8V)	EMMCIO_1V8	1.65	1.8	1.95	V			
	DDR CH0 Logic power(0.85V)	DDR_CH0_VDD, DDR_CH0_VDD_MIF, DDR_CH1_VDD, DDR_CH1_VDD_MIF	0.675	0.85	0.935	V			
	DDR CH0_PLL power(0.85V)	DDR_CH0_PLL_DVDD, DDR_CH1_PLL_DVDD	0.675	0.75	0.8925	V			
	DDR CH0_PLL power(1.8V)	DDR_CH0_PLL_AVDD1V8, DDR_CH1_PLL_AVDD1V8	1.62	1.8	1.98	V			
	LPDDR4 IO VDDQ power	DDR_CH0_VDDQ, DDR_CH0_VDDQ_CK,	0.57	0.6	0.63	V			
	LPDDR4 Retention IO VDDQ Power	DDR_CH0_VDDQ_CKE, DDR_CH1_VDDQ_CKE	1.045	177	1.155	V			
	LPDDR5 IO VDDQ power	DDR_CH0_VDDQ, DDR_CH0_VDDQ_CK, DDR_CH1_VDDQ, DDR_CH1_VDDQ_CK	0.475	0.5	0.525	V			
	LPDDR5 Retention IO VDDQ Power	DDR_CH0_VDDQ_CKE, DDR_CH1_VDDQ_CKE	170	1.05	1.1	V			
	PLL Analog Power(0.75V)	PLL_DVDD0V75	0.675	0.75	0.8925	V			
	PLL Analog Power(1.8V)	PLL_AVDD1V8	1.62	1.8	1.98	V			
	USB 2.0 Analog Power (0.75V)	USB20_DVDD_0V75	0.6975	0.75	0.825	V			
000	USB 2.0 Analog Power (1.8V)	USB20_AVDD_1V8	1.674	1.8	1.98	V			
OKJIM BOC	USB 2.0 Analog Power (3.3V)	USB20_AVDD_3V3	3.069	3.3	3.63	V			
OKNI	USB & DP Analog Power (0.85V)	TYPEC0_DP0_VDD_0V85, TYPEC0_DP0_VDDA_0V85	0.8075	0.85	0.8925	V			
V	USB & DP Analog Power (1.8V)	TYPEC0_DP0_VDDH_1V8	1.71	1.8	1.89	V			
	Combo PIPE PHY Analog Power(0.9V)	PCIE20_SATA30_0_AVDD_0V85, PCIE20_SATA30_USB30_2_AVDD_0V85	0.8	0.85	0.935	V			

		DRA BO			ODRA80	
<u>. 1</u>	RK3588S Datasheet)*		R	Re	ev 1.4
	Parameters	Symbol	Min	Тур	Max	Unit
	Combo PIPE PHY Analog Power(1.8V)	PCIE20_SATA30_0_AVDD_1V8, PCIE20_SATA30_USB30_2_AVDD_1V8	1.62	1.8	1.98	٧
	MIPI CSI DPHY Analog Power(0.75V)	MIPI_CSI0_AVCC0V75	0.675	0.75	0.825	>
	MIPI CSI DPHY Analog Power(1.8V)	MIPI_CSI0_AVCC1V8	1.62	1.8	1.98	>
	MIPI DCPHY Analog Power (0.85V)	MIPI_D/C_PHY_VDD, MIPI_D/C_PHY1_VDD	0.7125	0.85	0.8925	>
	MIPI DCPHY Analog Power (1.2V)	MIPI_D/C_PHY_VDD_1V2	1.14	1.2	1.26	>
, BOC	MIPI DCPHY Analog Power (1.8V)	MIPI_D/C_PHY_VDD_1V8	1.71	1.8	1.89	>
FIM BOX	HDMI/eDP TX Digital Power (0.75V)	HDMI/eDP_TX0_VDD_0V75	0.675	0.75	0.825	٧
	HDMI/eDP TX Analog Power (0.75V)	HDMI/eDP_TX0_AVDD_0V75	0.675	0.75	0.825	V
	HDMI/eDP TX Analog Power (1.8V)	HDMI/eDP_TX0_VDD_CMN_1V8	1.62	1.8	1.98	V
	HDMI/eDP TX Analog Power (1.8V)	HDMI/eDP_TX0_VDD_IO_1V8	1.62	1.8	1.98	V
	SARADC Analog Power(1.8V)	SARADC_AVDD_1V8	1.62	1.8	1.98	V
	OTP Analog Power(0.75V)	OTP_VDDOTP_0V75	0.675	0.75	0.825	V
	OSC Analog Power(1.8V)	OSC_1V8	1.65	1.8	1.95	V
	OSC input clock frequency		NA	24	NA	MHz
	Max CPU frequency	A	NA	NA	TBD	GHz
	Max GPU frequency		NA	NA	TBD	MHz
	Max NPU frequency	X	NA M	NA	TBD	MHz
	Ambient Operating Temperature	TA	240	NA	80	°C

3.3 DC Characteristics

Table 3-3 DC Characteristics

K	Parameters	Symbol	Min	Тур	Max	Unit
	Input Low Voltage	V _{IL}	VSS	NA	0.3*VDDO	V
Digital 3.3V/1.8V GPIO @3.3V	Input High Voltage	V _{IH}	0.7*VDDO	NA	VDDO	V
	Output Low Voltage	Vol	VSS	NA	0.25*DVDD	V
	Output High Voltage	Voh	0.75*DVDD	NA	DVDD	V
	Pullup Resistor	R _{RPU}	10	NA	100	Kohm
	Pulldown Resistor	R _{RPD}	10	NA	100	Kohm
	Input Low Voltage	V _{IL}	VSS	NA	0.3*VDDO	V
	Input High Voltage	V _{IH}	0.7*VDDO	NA	VDDO	Ø ∨
Digital	Output Low Voltage	V _{OL}	VSS	NA	0.25*DVDD	V
3.3V/1.8V GPIO @1.8V	Output High Voltage	V _{OH}	0.75*DVDD	NA	DVDD	V
	Pullup Resistor	R _{RPU}	10	NA	50	Kohm
	Pulldown Resistor	R _{RPD}	10	NA	50	Kohm
	Input Low Voltage	V _{IL}	VSS	NA	0.3*VDD0	V
	Input High Voltage	V _{IH}	0.7*VDDO	NA	VDDO	V
Digital 1.8V only GPIO	Output Low Voltage	V _{OL}	VSS	NA	0.25*DVDD	V
@1.8V	Output High Voltage	Vон	0.75*DVDD	NA	DVDD	V
2A	Pullup Resistor	R _{RPU}	10	NA	50	Kohm
NUP	Pulldown Resistor	R _{RPD}	10	NA	50	Kohm
1,	Input Low Voltage	V _{IL}	VSS	NA	0.35*DVDD	V
D`	Input High Voltage	V _{IH}	0.65*DVDD	NA	DVDD	V
eMMC IO	Output Low Voltage	Vol	VSS	NA	0.45	V
@1.8V	Output High Voltage	V _{OH}	DVDD-0.45	NA	DVDD	V
	Pullup Resistor	R _{RPU}	10	NA	50	Kohm
	Pulldown Resistor	R _{RPD}	10	NA	50	Kohm
DDR IO	Input Low Voltage	V _{IL}	NA	NA	Vref-0.14	V

	Parameters			Тур	Max	Unit	
	Input High Voltage	V_{IH}	Vref+0.14	NA	NA	V	
2	Output Log Voltage	V _{OL}	NA	NA	0.2	V	
AA,	Output High Voltage	V _{OH}	0.25	NA	NA	V	
KIR.	Input Low Current	I _{IL}	-100/-500	NA	100/500	Room/Hot uA	
aNJRI	Input High Current		-100/-500	NA	100/500	Room/Hot uA	
Note: VDDO and DVDD are both IO power Supply 3.4 Electrical Characteristics for General IO Table 3-4 Electrical Characteristics for Digital General IO							
_		a VIII			_	24 11 11	

3.4 Electrical Characteristics for General IO

	Parameters	Symbol	Test condition	Min	Тур	Max	Unit
	Input leakage current	I _{PAD}	DVDD=Max, V _{PAD} =0V or DVDD	-10	NA	10	uA
Digital 3.3V/1.8V GPIO	Input Hysteresis for Schmitt Trigger Operation	V _H	OI DVDD	0.08* VDDO	NA	NA	V
@3.3V	Input pullup resistor current	${ m I}_{\sf RPU}$	$V_{PAD} = 0V$	-20	NA	-180	uA
	Input pulldown resistor current	${ m I}_{\sf RPD}$	V _{PAD} = VDDO	20	NA	180	uA
	Input leakage current	I _{PAD}	DVDD=Max, V _{PAD} =0V or DVDD	-10	NA	10	uA
Digital 3.3V/1.8V GPIO	Input Hysteresis for Schmitt Trigger Operation	V _H		0.1* VDDO	NA	NA	V
@1.8V	Input pullup resistor current	${ m I}_{\sf RPU}$	$V_{PAD} = 0V$	-20	NA	-180	uA
	Input pulldown resistor current	${ m I}_{\sf RPD}$	V _{PAD} = VDDO	20	NA	180	uA
OFT.	Input leakage current	${ m I}_{\sf PAD}$	DVDD=Max, V _{PAD} =0V or DVDD	-10	NA	10	uA
Digital 1.8V only GPIO	Input Hysteresis for Schmitt Trigger Operation	V _H	Jan	0.1* VDDO	NA	NA	V
@1.8V	Input pullup resistor current	${ m I}_{\sf RPU}$	$V_{PAD} = 0V$	-20	NA	-170	uA
5	Input pulldown resistor current	I_{RPD}	V _{PAD} = VDDO	20	NA	170	uA
	Input leakage current	IPAD	DVDD=Max, V _{PAD} =0V or DVDD	-10	NA	10	uA
eMMC IO	Input Hysteresis for Schmitt Trigger Operation	V _H		0.1* DVDD	NA	NA	V
@1.8V	Input pullup resistor current	${ m I}_{\sf RPU}$	$V_{PAD} = 0V$	-20	NA	-170	uA
	Input pulldown resistor current	${ m I}_{\sf RPD}$	V _{PAD} = VDDO	20	NA	170	uA

Note: VDDO and DVDD are both IO power Supply

3.5 Electrical Characteristics for PLL

Table 3-5 Electrical Characteristics for INT PLL

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Input clock frequency	F_{FIN}		4.5	-	300	MHz
Reference frequency(F _{FIN} /p)	F _{FREE}	7	4.5	7	12	MHz
Frequency of PLL's output	F _{FOUT}		35.2	1	4500	MHz
Frequency of VCO's output	F _{FVCO}	2A	2250	-	4500	MHz
Lock time	T _{LT}	Measured at all F_{FIN} and F_{FOUT} range. RESETB=High	-	-	150	Cycles

Table 3-6 Electrical Characteristics for FRAC PLL

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Input clock frequency	F _{FIN}	24	6	-	300	MHz
Reference frequency(F _{FIN} /p)	F _{FREE}	0	6	20	30	MHz
Frequency of PLL's output	F _{FOUT}		35.2	-	4500	MHz
Frequency of VCO's output	F _{FVCO}		2250	-	4500	MHz

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Lock time	T _{LT}	Measured at all F_{FIN} and F_{FOUT} range. RESETB=High	MIC	-	500	Cycles

Table 3-7 Electrical Characteristics for DDR PLL

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Input clock frequency	F_{FIN}	RK	6	-	300	MHz
Reference frequency(F _{FIN} /p)	F _{FREE}	(M)	6	20	30	MHz
Frequency of PLL's output	F _{FOUT}	*	51.6	-	6600	MHz
Frequency of VCO's output	F _{FVCO}		3300	-	6600	MHz
Lock time	T _{LT}	Measured at all F_{FIN} and F_{FOUT} range. RESETB=High	ı	ı	500	Cycles

Notes:

① p is the input divider value

3.6 Electrical Characteristics for PCIe2/SATA Interface

Table 3-8 Electrical Characteristics for PCIe2/SATA Interface

Table 3-8 Electrical Characteristics for PCIe2/SATA Interface								
Parameters	Symbol	Min	Тур	Max	Unit			
Transmitter								
Differential Peak-Peak TX Output Voltage Swing	V _{TX_DIFF_PP}	800	1000	1200	mV			
Differential Peak-Peak Low Power TX Output Voltage Swing	V _{TX_DIFF_PP_LOW}	400	NA	1200	mV			
The output impedance	R _{TX_DIFF_DC}	80	100	120	ohm			
Single Ended Output Resistance Matching	RTX_DC_OFFSET	NA	NA	5	%			
Transmitter output common mode voltage	V _{TX_DC_CM}	400	NA	800	mV			
Maximum mismatch between TXP and TXM for both time and amp	VTX_CM_AC_PP_ACTIVE	NA	NA	50	mV			
The amount of voltage change allowed during Receiver Detection	V _{TX_RCV_DETECT}	NA	NA	600	mV			
TX de-emphasis	V _{TX_DE_RATIO}	3.0	3.5	4.0	dB			
AC Coupling Capacitor(USB3.1/PCIe)	C	75	NA	200	nF			
AC Coupling Capacitor(SATA)	C _{AC_COUPLING}	6	NA	12	nF			
Output rising time for 20% to 80%	T _r	25	NA	NA	ps			
Output falling time for 20% to 80%	T _f	25	NA	NA	ps			
Transmitter short circuit limit	I _{TX_SHORT}	NA	NA	20	mA			
Output differential skew	T _{SKEW_DIFF}	-15	NA	15	ps			
Receiver				c.S)			
Input Voltage Swing	V_{RXDPP_C}	250	NA	1200	mVpp			
The input differential impedance	R _{RXD_C}	80	100	120	Ohm			
Single Ended input Resistance Matching	R _{RXD_C_MS}	NA	NA	5	%			

3.7 Electrical Characteristics for MIPI CDPHY interface

Table 3-9 Electrical Characteristics for MIPI CDPHY interface

	Table 3.7 Electrical Gharacteristics for Will 1 GDI 111 miteriace						
Parameters	Symbol	Description	Test condition	Min	Тур	Max	Unit
	V_{IH}	Logic1 input voltage	All conditions	880	NA	NA	mV
LP-RX	VIL	Logic0 input voltage, not in ULPS state	All conditions	NA	NA	550	mV
X,	_	Duration for which the	at'	NA	NA	100	us
Skew	T _{skewcal} transmitter drives the skew-calibration pattern in the initial skew calibration mode	>1.5Gbps	2^15	NA	NA	UI	
Calibration	_	Duration for which the	1.50	NA	NA	10	us
T _{skewcal} (periodic)	(periodic)	transmitter drives the skew calibration pattern in the periodic skew calibration mode	>1.5Gbps (optional)	2^13	NA	NA	UI

3.8 Electrical Characteristics for MIPI CSI DPHY interface

Table 3-10 Electrical Characteristics for MIPI CSI DPHY interface

Parameters	Symbol	Min	Тур	Max	Units
Common-mode interference beyond 450	AVCMDV(HE)	NA	NA	100	mV
MHz	ΔVCMRX(HF)	NA	NA	50	mV
Common-mode interference 50MHz-	ΔVCMRX(LF)	-50	NA	50	mV
450MHz	ΔVCMRX(LF)	-25	NA	25	mV
Common-mode termination	CCM	NA	NA	60	pF
Input pulse rejection	eSPIKE	NA	NA	300	V.ps
Minimum pulse width response	TMIN-RX	20	NA	NA	ns
Peak interference amplitude	VINT	NA	NA	200	mV
Interference frequency	fINT	450	NA	NA	MHz

3.9 Electrical Characteristics for SARADC

Table 3-10 Electrical Characteristics for SARADC

1401	TO LIC	certear ditaracteristics to	1 DIM UID			05
Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Resolution			NA	12	NA	Bit
Anglog Input Range	AIN		AVSS18	NA	AVDD18	V
Differential Non-Linearity	DNL	PD = Low	NA	±1.0	±3.0	LSB
Integral Non-Linearity	INL	$F_s = 1MS/s$ $F_{CLK} = 20MHz$	NA	±2.0	±6.0	LSB
Top Offset Voltage Error	Еот	$F_{SOC} = 20MHz$	NA _	±10	±20	LSB
Bottom Offset Voltage Error	Еов	$F_{AIN} = 10$ kHz ramp wave	NA	±10	±20	LSB

3.10 Electrical Characteristics for TSADC

Table 3-11 Electrical Characteristics for TSADC

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Accuracy from -40°C to 125°C	T _{JACC}	Temp: -40 ~ 125℃ Supply: 1.62V ~ 1.98V	NA	±3	±5	°
Sensing Temperature Range	Trange	OF	-40	25	125	Ç
Resolution	T _{LSB}		NA	1	NA	$^{\circ}$

ORA, SCB

Chapter 4 Thermal Management

4.1 Overview

For reliability and operability concerns, the absolute maximum junction temperature has to be below 125°C.

4.2 Package Thermal Characteristics

Table 4-1 provides the thermal resistance characteristics for the package used on the SoC. The resulting simulation data for reference only, please prevail in kind test.

Table 4-1 Thermal Resistance Characteristics

Parameter	Symbol	Typical	Unit
Junction-to-ambient thermal resistance	$ heta_{JA}$	8.2	(°C/W)
Junction-to-board thermal resistance	$ heta_{JB}$	3.7	(°C/W)
Junction-to-case thermal resistance	θ_{JC}	0.01	(°C/W)

Note: The testing PCB is 10Layer, 200*130mm, Ambient temperature is 25°C.

A A SCS

35