RK3328 Datasheet

RK3328 MIRAT IRKAN RK3328 ANDROID 12 PCKONIROL 2 Datasheet 12 202 April 202

MILRAT IRVAN RX3328 ANDROID 12 PC KONTROL. 2 Revision 1.1 Mar. 2017

Copyright 2017 @Fuzhou Rockchip Electronics Co., Ltd.

1-

Revision History

Date Revision		Description
2017-01-17	1.0	Initial released
2017-03-09	1.1	Updated section "Package Thermal Characteristics"

KANINA LULINUS KASSAS ANDROID VARCHONIROL VARANIRATI RYANI RASSASSAS ANDROID VARCHONIROL VARANIRAS ANDROID VARCHONIROL VARANIRAS ANDROID VARCHONIROL V MIRATIRKAN RK3328 ANDROID 12 PC KONTROL 2 WILL WALL STATE OF THE WALL ST MIRATIRKAN RK3328 ANDROID 12 PCKONIROL 2

RK3328 Datasheet **Table of Content**

	Table of Content Figure Index Table Index NOTICE Chapter 1 Introduction 1.1 Overview 1.2 Features 1.3 Block Diagram Chapter 2 Package Information	3
	Figure Index	4
	Table Index	5
	NOTICE:	6
	Chapter 1 Introduction	7
	1.1 Overview	7
R	1.2 Features	7
api.	1.3 Block Diagram	15
MIRATIR	Chapter 2 Package Information	16
b.	2.1 Order Information	16
	2.2 Top Marking	
	2.3 TFBGA395L Dimension	
	2.4 Ball Mapവ	, 19
	2.5 Pin Number Order	21
	2.6 Power/Ground IO Description	27
	2.7 Function IO Description	29
	2.8 IO Pin Name Description	32
	2.9 10 Type	3/
	2.4 Ball Map 2.5 Pin Number Order 2.6 Power/Ground IO Description 2.7 Function IO Description 2.8 IO Pin Name Description 2.9 IO Type Chapter 3 Electrical Specification 3.1 Absolute Ratings 3.2 Recommended Operating Condition 3.3 DC Characteristics 3.4 Electrical Characteristics for General IO 3.5 Electrical Characteristics for PLL 3.6 Electrical Characteristics for USB 2.0 Interface	38
	3.1 Absolute Ratings	38
	3.2 Recommended Operating Condition	38
	3.3 DC Characteristics	39
	3.4 Electrical Characteristics for General IQ	41
	3.5 Electrical Characteristics for PLL	41
MRATIR	3.6 Electrical Characteristics for USB 2.0 Interface	
R	3.8 Electrical Characteristics for DDR IQ	43 11
and.	3.9 Electrical Characteristics for HDMI	
WIR,	3.10 Electrical Characteristics for VDAC	
H	3.11 Electrical Characteristics for TSADC	
	Chanter 4 Thormal Management	46
		16
	4.1 Overview	40 46
	4.2 rackage memai engracteristics	
	IR THE STATE OF TH	
	20,	
	RE REPORTED TO THE REPORT OF T	
IR	Ex.	
OR!	SE CONTRACTOR DE LA CON	
MUK		
4.	4.1 Overview 4.2 Package Thermal Characteristics 4.2 Package Thermal Characteristics ARMARIAN ARAS ARMARIAN ARMARIAN ARAS ARMAR	

, TROL		, O
RK3328 Datasheet	404	Re
Figure Index	10 12 PC	
Fig.1-1 Block Diagram Fig.2-1 Package definition Fig.2-2 Package Top View	.()` 16	
Fig.2-1 Package definition Fig.2-2 Package Top View Fig.2-3 Package bottom view Fig.2-4 Package side view Fig.2-5 Package dimension Fig.2-6 Ball Map		
Fig.2-6 Ball Map	WILLER IE	

KAN LULANDO KASASA ANDROID 12 PCKONTROL 2

KAN LULANDO KASASA ANDROI MIRATIRKAN RK3328 ANDROID 12 PC KONTROL 2 MIRATIRY AND LIVE OF A STREET MILEAT IRVANDESSES BUILDED 12 PC KONTROL 2 MIRATIRYAM RYSS28 ANDROID 12 PC KONTROL 2

Table Index

	Table 2-1 Pin Number Order Information	ZI
	Table 2-1 Pin Number Order Information Table 2-2 Power/Ground IO information Table 2-3 Function IO description Table 2-4 IO function description list Table 2-5 IO Type List Table 3-1 Absolute ratings. Table 3-2 Recommended operating condition Table 3-3 DC Characteristics	2/ 20
	Table 2-4 IO function description list	29 22
	Table 2-5 IO Type List	32 37
	Table 3-1 Absolute ratings	38 38
	Table 3-2 Recommended operating condition	38 38
R	Table 3-3 DC Characteristics	39
M.	Table 3-4 Electrical Characteristics for Digital General IO	41
IPI	Table 3-5 Electrical Characteristics for PLL	41
MIRATIR	Table 3-6 Electrical Characteristics for USB 2.0 Interface	
	Table 3-7 Electrical Characteristics for USB 3.0 Interface	
	Table 3-9 Electrical Characteristics for HDMI	44
	Table 3-10 Electrical Characteristics for VDAC	44
	Table 3-11 Electrical Characteristics for TSADC	45
	Table 3-11 Electrical Characteristics for TSADC Table 4-1 Thermal Resistance Characteristics Table 4-1 Thermal Resistance Characteristics	46
	⁴ 0, ↑	D,
	°C,	
	260.	
	2 st	
.0	24, 24	
711		
Ph	IR' IR'	
M		
	.24	
	μ_{ν}	
	Table 3-9 Electrical Characteristics for DDR IO Table 3-9 Electrical Characteristics for HDMI Table 3-10 Electrical Characteristics for VDAC Table 3-11 Electrical Characteristics for TSADC Table 4-1 Thermal Resistance Characteristics	7

MIRATIRAM RK3328 ANDROID 12 PC KONTROL 2

MILEAT IRVANDESSES BUILDED 12 PC KONTROL 2

NOTICE

Copyright © 2017, Fuzhou Rockchip Electronics Co., Ltd. All rights reserved.

- 1. By using this document, you hereby unequivocally acknowledge that you have read and agreed to be bound by the contents of this notice.
- 2. Fuzhou Rockchip Electronics Co., Ltd. ("Rockchip") may make changes to any information in this document at any time without any prior notice. The information herein is subject to change without notice. Do not finalize a design with this information.
 - 3. Information in this document is provided in connection with Rockchip products.
- 4. THIS DOCUMENT IS PROVIDED "AS IS" WITHOUT ANY WARRANTY OR CONDITION OF ANY KIND, EITHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, ANY WARRANTY OR CONDITION WITH RESPECT TO MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR NON-INFRINGEMENT.ROCKCHIP DOES NOT ASSUME ANY RESPONSIBILITY AND LIABILITY FOR ITS USE NOR FOR ANY INFRINGEMENT OF PATENTS OR OTHER RIGHTS OF THE THIRD PARTIES WHICH MAY RESULT FROM ITS USE.
- 5. Rockchip products described in this document are not designed, intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility application.
- 6. Rockchip and Rockchip logo are trademarks or registered trademarks of Rockchip in China and other countries. All referenced brands, product names, service names and trademarks in this document are the property by their respective owners.

Chapter 1 Introduction

1.1 Overview

RK3328 is a high-performance Quad-core application processor designed for Smart STB (Set Top Box) including OTT/IPTV/DVB. It is a high-integration and cost efficient SOC for 4K HDR STB.

Quad-core Cortex-A53 is integrated with separate Neon and FPU coprocessor, also with shared L2 Cache. The Quad-core GPU supports high-resolution display and game.

Lots of high-performance interface to get very flexible solution, such as multi-channel display including HDMI2.0a and TV Encoder (CVBS). TrustZone and crypto hardware are integrated for security. 32bits DDR3/DDR3L/DDR4/LPDDR3 provides high memory bandwidth.

1.2 Features

The features listed below which may or may not be present in actual product, may be subject to the third-party licensing requirements. Please contact Rockchip for actual product feature configurations and licensing requirements.

1.2.1 Microprocessor

- Quad-core ARM Cortex-A53 CPU
- Full implementation of the ARM architecture v8-A instruction set
- ARM Neon Advanced SIMD (single instruction, multiple data) support for accelerated media and signal processing computation
- ARMv8 Cryptography Extensions
- In-order pipeline with symmetric dual-issue of most instructions
- Unified system L2 cache
- Include VFP v3 hardware to support single and double-precision operations
- Integrated 32KB L1 instruction cache, 32KB L1 data cache with 4-way set associative
- TrustZone technology support
- Full CoreSight debug solution
- One separate power domains for CPU core system to support internal power switch and externally turn on/off based on different application scenario
 - PD A53: Cortex-A53 + Neon + FPU + L1 I/D Cache of core 2/3
- One isolated voltage domain to support DVFS

1.2.2 Memory Organization

- Internal on-chip memory
 - BootROM
 - Internal SRAM
- External off-chip memory[®]
 - DDR3/DDR3L/LPDDR3/DDR4
 - SPI Flash
 - eMMC
 - 📭 SD

1.2.3 Internal Memory

- Internal BootRom
 - Support system boot from the following device:
 - ◆ SPI Flash interface
 - eMMC interface
 - ◆ SDMMC interface (SDMMC0 only)

- Support system code download by the following interface:
 - USB OTG interface (Device mode)
- Internal SRAM
 - Size: 36KB

1.2.4 External Memory or Storage device

- Dynamic Memory Interface (DDR3/DDR3L/LPDDR3/DDR4)
 - Compatible with JEDEC standards
 - Compatible with DDR3-1866 / DDR3L-1866 / LPDDR3 / DDR4
 - Support 32-bit data width, 2 ranks (chip selects), max 4GB addressing space per rank; total addressing space is 4GB(max) also
 - Programmable timing parameters to support SDRAM from various vendors
 - Low power modes, such as power-down and self-refresh for SDRAM
 - Compensation for board delays and variable latencies through programmable
 - Programmable output and ODT impedance with dynamic PVT compensation

eMMC Interface

- Compatible with standard iNAND interface
- Compatible with eMMC specification 4.41, 4.51, 5.0 and 5.1
- Support block size from 1 to 65535Bytes
- Support three data bus width: 1-bit, 4-bit or 8-bit
- Support up to HS200; but not support CMD Queue and HS400

SD/MMC Interface

- There are 2 SD/MMC interface
- Support block size from 1 to 65535Bytes Data bus width is 4bits

1.2.5 System Component

- CRU (clock & reset unit)
 - Support clock gating control for individual components
 - One oscillator with 24MHz clock input
 - Support global soft-reset control for whole SoC, also individual soft-reset for each component

Timer

- Six 64bits timers with interrupt-based operation for non-secure application
- Two 64bits timers with interrupt-based operation for secure application
- Support two operation modes: free-running and user-defined count
- Support timer work state checkable

PWM

- Four on-chip PWMs with interrupt-based operation
- Programmable pre-scaled operation to bus clock and then further scaled
- Embedded 32-bit timer/counter facility
- Support capture mode
- Support continuous mode or one-shot mode
- Provides reference mode and output various duty-cycle waveform

Watchdog

- 32-bit watchdog counter
- Counter counts down from a preset value to 0 to indicate the occurrence of a timeout
- WDT can perform two types of operations when timeout occurs:

- ♦ Generate a system reset
- ◆ First generate an interrupt and if this is not cleared by the service routine by the time a second timeout occurs then generate a system reset
- Programmable reset pulse length
- Totally 16 defined-ranges of main timeout period
- Interrupt Controller
 - Support 3 PPI interrupt source and 128 SPI interrupt sources input from different components
 - Support 16 software-triggered interrupts
 - Two interrupt outputs (nFIQ and nIRQ) separately for each Cortex-A53, both are low-level sensitive
 - Support different interrupt priority for each interrupt source, and they are always software-programmable
- Trust Execution Environment system
 - Support TrustZone technology for the following components
 - ◆ Cortex-A53, support security and non-security mode, switch by software
 - ♦ BUS_DMAC, support some dedicated channels work only in security mode
 - Secure OTP, only can be accessed by Cortex-A53 in secure mode
 - ◆ Internal memory, part of space is addressed only in security mode, detailed size is software-programmable together with TZMA (TrustZone memory adapter)
 - Cipher engine
 - ◆ Support AES 128/192/256
 - ◆ Supports the DES (ECB and CBC modes) and TDES (EDE and DED) algorithms
 - Supports MD5, SHA-1 and SHA-256 HASH algorithms
 - ◆ Support PKA(RSA) 512/1024/2048 bit Exp Modulator
 - ◆ Support 160-bit Pseudo Random Number Generator (PRNG)
 - ◆ Support 256-bit True Random Number Generator (TRNG)
 - Support secure OTP
 - Support secure boot
 - Support secure debug
 - Support secure OS

1.2.6 Video CODEC

- Video Decoder
 - MMU embedded
 - Real-time decoding of MPEG-1/2/4, H.264, H.265/HEVC, VC-1, AVS, AVS+

 - H.264/AVC Base/Main/High/High10 profile @ level 5.1; up to 4Kx2K @ 60fps
 - H.265/HEVC Main/Main10 profile @ level 5.1 High-tier; up to 4Kx2K @ 60fps
 - VP9, up to 4Kx2K @ 60fps
 - VP8, up to 1080P @ 60fps
 - MPEG-1, ISO/IEC 11172-2, up to 1080P @ 60fps
 - MPEG-2, ISO/IEC 13818-2, SP@ML, MP@HL, up to 1080P @ 60fps
 - MPEG-4, ISO/IEC 14496-2, SP@L0-3, ASP@L0-5, up to 1080P @ 60fps
 - VC-1, SP@ML, MP@HL, AP@L0-3, up to 1080P @60fps
 - MVC is supported based on H.264 or H.265, up to 1080P @ 60fps
- H.264 Video Encoder
 - Support video encoder for H.264 at BP/MP/HP @ level4.2
 - Resolution and frame rate are up to 1920x1080 @ 30FPS[®]
 - 1x1080p @ 30fps or 2x720p @ 30fps encoding
 - Only support I and P slices, not B slices

RK3328 Datasheet Rev 1.1

- H.265 Video Encoder
 - Capable of encoding HEVC Main Profile @ L5.0 High-tier
 - Resolution and frame rate are up to 1920x1080 @ 30FPS®
 - 1x1080p @ 30fps or 2x720p @ 30fps encoding
 - Only support I and P slices, not B slices
 - In-loop deblocking filtering
 - **■** Loop filtering across slice
 - Noise reduction
 - Rate Control: VBR, CBR and ABR; ROI support

1.2.7 Audio CODEC

MP3, AAC, WMA, FLAC, OGG, Dolby Digital, Dolby Digital Plus

1.2.8 JPEG CODEC

- JPEG decoder
 - Decoder size is from 48x48 to 8176x8176(66.8Mpixels)
 - Support JPEG ROI (region of image) decode
 - Embedded memory management unit(MMU)

1.2.9 Image Enhancement Processor (IEP)

- Data format support
 - BT601_I/BT601_f/BT709_I/BT709_f color space conversion
 - YUV up/down sampling
- De-interlace
 - Max resolution is up to 1920x1080
 - Configurable high frequency de-interlace
 - I4O2 (Input 4 field, output 2 frame) /I4O1B/I4O1T/I2O1B/I2O1T mode

1.2.10 Graphics Engine

- 3D Graphics Engine:
 - OpenGL ES 1.1 and 2.0, OpenVG1.1
- 2D Graphics Engine:
 - Support Pixel Format conversion between BT.601 and BT.709
 - Max resolution is 3840x2160
 - BitBLT, operation with two data source
 - Color fill with gradient fill, and pattern fill
 - High-performance scaling and rotation concurrently
 - Monochrome expansion for text rendering
 - New comprehensive per-pixel alpha (color/alpha channel separately)
 - Alpha blending modes including Java 2 Porter-Duff compositing blending rules, chroma key, pattern mask, fading
 - Dither operation
 - 0,790, 180 and 270-degree rotation
 - X-mirror and y-mirror rotation operation

1.2.11 Video input interface

- TS interface
 - Support one TS input channel (serial mode or parallel mode)
 - Support 4 TS input mode: sync/valid mode in the case of serial TS input, nosync/valid mode, sync/valid, sync/burst mode in the case of parallel TS input
 - Supports 2 TS sources: demodulators and local memory
 - Supports one PTI (Programmable Transport Interface):

Copyright 2017 @Fuzhou Rockchip Electronics Co., Ltd.

- ♦ 64 PID filters
- ◆ TS descrambling with 16 sets of Control Word under CSA v2.0 standard
- ◆ 16 PES/ES filters with PTS/DTS extraction and ES start code detection
- ♦ 4/8 PCR extraction channels
- ◆ 64 Section filters with CRC check, and three interrupt mode: stop per unit, fullstop, recycle mode with version number check ○
- PID done and error interrupts for each channel
- ◆ PCR/DTS/PTS extraction interrupt for each channel
- Supports 1 PVR (Personal Video Recording) output channel
- 1 built-in multi-channel DMA Controller
- Independent MMU for this module

Camera Interface

- Support up to 5M pixels
- 8bits BT656(PAL/NTSC) interface
- YUV422 data input format with adjustable YUV sequence
- YUV422, YUV420 output format with separately Y and UV space
- Support static histogram statistics and white balance statistics
- Support image crop with arbitrary windows
- Support scale up/down from 1/8 to 8 with arbitrary non-integer ratio

1.2.12 Display interface

- Display interface
 - Support HDMI 2.0a output up to 4K@60Hz
 - TV interface: TV encoder and DAC for CVBS

HDMI

- Compliant with HDMI 2.0a
- Support up to 4k x 2k @ 60Hz
- Support 3D video formats
- Support 4K P60 YCbCr444, YCbCr422, YCbCr420 in 10-bit and 12-bit display
- Support HDCP 1.4 and 2.2

TV out interface

- 10-bit resolution DAC
- Composite (CVBS) output
- 480i/576i standard definition output

1.2.13 Video Output Processor

- There is one VOP (Video Output Processor)
- 24-bit (RGB888 YCbCr444), 30-bit (RGB101010, YCbCr 420, YCbCr 444)
- Max output resolution 4K for HDMI, 480i/576i for CVBS
- 4 display layers:
- ◆ Display layers: Win0, Win1, HWC and background
- ◆ One background layer with programmable 24bits color
- ◆ There are two OSD/video layers (win0/win1)
 - RGB888, ARGB888, RGB565, YCbCr422, YCbCr420, YCbCr444, YCbCr 420 10bit, YCbCr 422 10bit, YCbCr 444 10bit
 - maximum resolution is 4096x2304, support virtual display
 - 1/8 to 8 scaling up/down engine with arbitrary non-integer ratio
 - 256 level alpha blending (pre-multiplied alpha support)
 - Support transparency color key
 - Support BG, RG, RB swap, x/v mirror
 - Support TV Encoder for PAL and NTSC
 - YCbCr2RGB(rec601-mpeg/rec601-jpeg/rec709)
 - YCbCr2RGB(BT2020)

- RGB2YCbCr(BT601/BT709)
- RGB2YCbCr(BT2020)
- Conversion between BT2020 and BT709/601
- Win0 and Win1 layer overlay exchangeable
- Support replication (16bits to 24bits) and dithering (24bits to 16bits/ 18bits) operation
- Blank and blank display
- HDR is supported with HDR10 and HLG modes
- Support tone mapping between HDR and SDR, including HDR2SDR and SDR2HDR

1.2.14 Audio Interface

- I2S0/I2S1 with 8ch
 - I2S0/I2S1 supports up to 8 channels (8xTX or 8xRX)
 - I2S0 is connected to HDMI internally, while I2S1 is for external device
 - Audio resolution from 16bits to 32bits
 - Sample rate up to 192KHz
 - Provides master and slave work mode, software configurable
 - Support 3 I2S formats (normal, left-justified, right-justified)
 - Support 4 PCM formats (early, late1, late2, late3)
 - I2S and PCM mode cannot be used at the same time
- I2S2/PCM with 2ch
 - Up to 2 channels (2xTX and 2xRX)
 - Audio resolution from 16bits to 32bits
 - Sample rate up to 192KHz
 - Provides master and slave work mode, software configurable
 - Support 3 I2S formats (normal, left-justified) right-justified)
 - Support 4 PCM formats (early, late1, late2, late3)
 - I2S and PCM cannot be used at the same time
- PDM
 - Up to 8 channels
- SPDIF
 - Support two 16-bit audio data store together in one 32-bit wide location
 - Support bi-phase format stereo audio data output
 - Support 16 to 31-bit audio data left or right justified in 32-bit wide sample data buffer
 - Support 16, 20 and 24-bit audio data transfer in linear PCM mode
 - Support non-linear PCM transfer
- Audio codec
 - 24bit DAC
 - Support Line-out
 - Support Mono, Stereo
 - Integrated digital interpolation and decimation filter
 - Sampling rate of 8kHz/12kHz/16kHz/24kHz/32kHz/44.1KHz/48KHz/96KHz

1.2.15 Connectivity

- SDIO interface
 - Compatible with SDIO 3.0 protocol
 - 4bits data bus widths
- Smart Card
 - support card activation and deactivation
 - support cold/warm reset

- support Answer to Reset(ATR) response reception
- support T0 for asynchronous half-duplex character transmission
- support T1 for asynchronous half-duplex block transmission
- support automatic operating voltage class selection
- support adjustable clock rate and bit (baud) rate
- support configurable automatic byte repetition

GMAC 10/100/1000M Ethernet Controller

- Supports 10/100/1000-Mbps data transfer rates with the RGMII interfaces
- Supports 10/100-Mbps data transfer rates with the RMII interfaces
- There are 2 controllers, one is connected to internal FE PHY, the other is for external PHY device
- Supports both full-duplex and half-duplex operation
- Supports IEEE 802.1Q VLAN tag detection for reception frames
- Support detection of LAN wake-up frames and AMD Magic Packet frames
- Handles automatic retransmission of Collision frames for transmission

Ethernet PHY

- Integrated IEEE 802.3/802.3u compliant 10/100Mbps Ethernet PHY
- Supporting both full and half duplex for either 10 or 100 Mb/s data rate
- Auto MDIX capable
- Supports wake-on-LAN, EEE
- 100Base-FX support
- Supports auto-negotiation

USB 2.0

- Built-in 2 USB 2.0 interfaces, one supports OTG
- Compatible with USB 2.0 specification
- Supports high-speed(480Mbps), full-speed(12Mbps) and low-speed(1.5Mbps) mode
- Provides 16 host mode channels
- Support periodic out channel in host mode

USB 3.0 Host

- Support up to 64 devices
- Support 1 interrupter
- Support 1 USB2.0 port and 1 Super-Speed port
- Support standard or open-source xHCI and class driver
- Support xHCI Debug Capability

SPI interface

- Support serial-master and serial-slave mode, software-configurable
- Support 1 chip-select output in serial-master mode

I2C interface

- Support 7bits and 10bits address mode
- Software programmable clock frequency
- Data on the I2C-bus can be transferred at rates of up to 100 kbit/s in the Standard-mode, up to 400 kbit/s in the Fast-mode or up to 1 Mbit/s in Fast-mode Plus.

UART Controller

- Embedded two 64-byte FIFO for TX and RX operation respectively
- Support 5bit,6bit,7bit,8bit serial data transmit or receive
- Standard asynchronous communication bits such as start, stop and parity
- Support different input clock for UART operation to get up to 4Mbps or another special baud rate
- Support auto flow control mode

One IR remote controller input channel

1.2.16 Others

- Multiple group of GPIO
- Temperature Sensor(TS-ADC)
- Itiple group of GPIO
 All of GPIOs can be used to generate interrupt to CPU

 perature Sensor(TS-ADC)
 The SAR ADC up to 50KS/s sampling ret
 20~120°C temperature range
- **OTP**
 - Support standby mode
 - Provide inactive mode, VP must be 0V or Floating in this mode.
- Package Type
 - TFBGA395L (body: 14mm x 14mm; ball size: 0.3mm; ball pitch: 0.65mm) \(\sqrt{} \)

Notes:

- Actual maximum frame rate will depend on the clock frequency and system bus performance
- , and system icy and specific con in the specific control cont Actual maximum data rate will depend on the clock frequency and JPEG compression rate

Copyright 2017 @Fuzhou Rockchip Electronics Co., Ltd.

MURAT IRVAN RYSS28 ANDROID 12 PC KONTROL. 2

RK3328 Datasheet Rev 1.1

1.3 Block Diagram

The following diagram shows the basic block diagram.





Fig.1-1 Block Diagram

Chapter 2 Package Information

2.1 Order Information

Orderable Device	RoHS status	Package	Package Qty	Device special feature
RK3328	RoHS	TFBGA395L	1190	4K Quad core processor with HDR

2.2 Top Marking



TFBGA395L Dimension





Fig.2-2 Package Top View



	Symbol	Oll	Dimension in	mm	Г	Dimension in inc	h
		MIN	NORMAL	MAX	MIN	NORMAL	MAX
	A	1.10	1.17	1.24	0.043	0.046	0.049
	A1	0.16	0.21	0.26	0.006	0.008	0.010
	ျှာ်A2	0.91	0.96	1.01	0.036	0.038	0.040
, Q	C	0.22	0.26	0.30	0.009	0.010	0.012
MIRATIRKATI	D	13.90	14.00	14.10	0.547	0.551	0.555
IRY.	Е	13.90	14.00	14.10	0.547	0.551	0.555
A.	D1		13.00	🟑		0.512	
IP	E1		13.00	P		0.512	
M	е		0.65			0.026	
	b	0.25	0.30	0.35	0.010	0.012	0.014
	aaa		0.15			0.006	
	CCC		0.10			0.004	
	ddd		0.08			0.003	2
	eee		0.15			0.006	-O ^{-/}
	fff		0.08			0.003	14
MIRATIRYAM	12328 AU	301D 12 P.	NRP	KIRKAN 20	RYAN RYESSES	0.004 0.003 0.006 0.003	
			W.				1201)

Copyright 2017 @Fuzhou Rockchip Electronics Co., Ltd.

MURAT IRVAN AV3328 ANDROID 12 PC KONTROL?

18 -

MIRATIRKAN RY33/8 ANDROID 12 PCKONIROL 2

2.4 Ball Map

			asheet	1RO	Y /						Re 11	
RI	<i>K3328</i>	B Data	sheet	017						+	Re	v 1.1
2.	4 Ba	II Ma	P/2							1280		
	1	200	3	4	5	6	7	8	ال	10	11	12
Α	VSS1	DDR_D Q7	DDR_DQ S0_N	NP	DDR_DQ S1_N	NP	DDR_DQ 1	NP	NP	DDR_DQ 21	DDR_DQ 23	NP
B	DDR_D Q8	DDR_D Q3	DDR_DQ S0_P	VSS3	DDR_DQ S1_P	DDR_DM 0	DDR_DQ	F _{NP}	DDR_D Q4	DDR_DQ 11	DDR_DQ 20	DDR_DQ 19
t C	VSS6	DDR_D Q10	VSS7	DDR_D Q14	DDR_DQ 2	VSS8	DDR_DQ 5	DDR_D Q9	VSS9	DDR_DQ 13	VSS10	DDR_DQ 24
D	GPIO3_A5/ TSP_D1/	GPIO3_A1/ TSP_FAIL/	VSS15	DDR_D Q12	DDR_DM	VSS16	DDR_DQ 0	VSS17	DDR_D Q15	DDR_DM	VSS18	DDR_DQ 28
E	GPIO3_A2/ TSP_CLK/	GPIO3_A4/ TSP_D0/	GPIO3_A0/TSP _VALID/	VSS22	VSS23	VSS24	VSS25	VSS26	VSS27	VSS28	VSS29	VSS30
F	GPIO3_A7/ TSP_D3/	GPIO3_A6/ TSP_D2	GPIO3_B0/TSP _D4	VSS37	VSS38	VSS39	VSS40	VSS41	VSS42	VDD_DD RIO_1	VDD_DD RIO_2	VDD_DD RIO_3
G	NP	VSS45	VSS46	VSS47	USB30_E XTR	VSS48	VSS49	VSS50	VSS51	VDD_DD RIO_5	VDD_DD RIO_6	VDD_DD RIO_7
н	NP	USB30 _TXN	USB30_T XP	VSS56	PLL_AVD D_1V8	VCCIO6	PLL_DVD D_1V0	VSS57	VS858	VSS59	VSS60	VSS61
J	NP	USB30 _RXP	USB30_R XN	VSS66	USB30_A VDD_1V8	USB30_A VDD_3V3	USB30_D VDD_1V0	VSS67	VSS68	VSS69	VSS70	VSS71
K	USB30 DP	USB30 _DM	VSS76	NP	VSS77	VCCIO_P MU	USB3QV BUS	VSS78	VSS79	VSS80	VSS81	VSS82
The state of the s	NP	NP	GPIO0_A0/ 	VSS86	VSS87	VSS88	VSS89	VSS90	VSS91	VSS92	VSS93	VSS94
М	NP	VDAC_I OUT	NP	HDMI_ EXTR	VDD_PM U	HOMI_A VDD_1V0	VSS101	VSS102	VSS103	VSS104	VSS105	VSS106

N CODEC_AOR GPIO_M UTE VSS109 NR CODEC_A VDD_1V8 VDAC_AV DD_1V8 VSS110 VSS111 VDD_LO GIC_1 VDD_LO GIC_2 VDD_LO GIC_2 VSS112 VSS112 VDD_LO DD_1V8 VSS117 VSS118 VDD_LO GIC_4 VDD_LO GIC_5 VSD_LO GIC_5 VSS119 VSS119 VSS119 VSS118 VDD_LO GIC_5 VDD_LO GIC_5 VSS119 VSS1119 </th <th></th> <th>1</th> <th>2</th> <th>2</th> <th>1</th> <th>5</th> <th>6</th> <th>7</th> <th>Q</th> <th>۵</th> <th>10</th> <th>11</th> <th>12</th>		1	2	2	1	5	6	7	Q	۵	10	11	12
N CODEC_AOR GFIO_M UTE VSS109 NP CODEC_A VDD_1V8 VDS110 VSS111 VDD_LO GIC_1 VDD_LO GIC_2 LOGI C_3 VSS112 P NP CODEC_AOL VSS116 VDAC_IR EF NP HDMI_AV DD_1V8 VSS117 VSS118 VDD_LO GIC_4 VDD_LO GIC_5 VDD_LO GIC_5 VSS119 R XIN24M VSS121 GPIO0_A2/ CODEC_A VSS VSS122 NP VSS123 VSS124 VDD_LO GIC_5 VDD_LO GIC_5 VSS125 T XOUT24 M VSS127 VSS128 CODEC_V USB20_A CM VDD_3V3 USB20_A VDD_1V3 VCCIO1 VSS129 VSS130 VSS131 VSS133 VSS133 VSS133 VSS133 VSS133 VSS133 VCCIO4 VSS134 VDD_1V8 VDD_1V8 VDD_1V8 VDD_1V8 VSS135 VSS136 GPIO1_AO VSS13 VCCIO4 VSS144 VDD_1AD VSS145 GPIO1_AS VSS14 GPIO1_AS GPIO1_AS GPIO1_AS 3 D2/ V VSS144 HDMI_TX HDMI_		VSS151	_	NP	_	VSS152	USB0_DP	USB1_DP	_	_	NP	NP	NPM
N	Y	_	_	_	_	_	USB0_DM	USB1_DM	P	_	NP	NP	NP
N	w	VSS144	_	VSS145	VSS146	VSS147	_	VSS148	VSS149	VSS150	GPIO0_D6/		_
N CODEC_AOR GPIO_M UTE VSS109 NP CODEC_A VDD_1V8 VDD_1V8 VSS110 VSS111 VDD_LO GIC_1 VDD_LO GIC_2 LOGI C_3 VSS112 P NP CODEC_AOL VSS116 VDAC_IR EF NP HDMI_AV DD_1V8 VSS117 VSS118 VDD_LO GIC_4 VDD_LO GIC_5 VSS119 R XIN24M VSS121 GPIO0_A2/ CODEC_A VSS122 NP VSS123 VSS124 VDD_LO GIC_7 VDD_LO GIC_8 VSS125 T XOUT24 M VSS127 VSS128 CODEC_V COD	v		28' -	_	VSS141	_	_	_	VSS142		GPIO1_A5		_
N CODEC_AOR GPIO_M UTE VSS109 NR CODEC_A VDD_1V8 VDD_1V8 VSS110 VSS111 VDD_LO GIC_1 VDD_LO GIC_2 LOGI C_3 VSS112 P NP CODEC_AOL VSS116 VDAC_IR EF NP HDMI_AV DD_1V8 VSS117 VSS118 VDD_LO GIC_4 VDD_LO LOGI C_5 VSS119 R XIN24M VSS121 GPIO0_A2/ CODEC_A VSS122 NP VSS123 VSS124 VDD_LO GIC_7 VDD_LO GIC_8 VSS125 T XOUT24 VSS127 VSS128 CODEC_V USB20_V VCCIO1 VSS129 VSS130 VSS131 VSS133	U	NP	NP), -	VSS134	_	_	VCCIO3	VSS135	VSS136			VCCIO4
N CODEC_AOR GPIO_M UTE VSS109 NP CODEC_A VDD_1V8 VDD_1V8 VSS110 VSS111 VDD_LO GIC_1 VDD_LO GIC_2 LOGI C_3 VSS112 P NP CODEC_AOL VSS116 VDAC_IR EF NP HDMI_AV DD_1V8 VSS117 VSS118 VDD_LO GIC_4 VDD_LO GIC_5 VDD_LO LOGI C_6 VSS119 R XIN24M VSS121 GPIO0_A2/ CODEC_A VSS122 NP VSS123 VSS124 VDD_LO GIC_7 VDD_LO GIC_8 VDD_LO LOGI VSS125	т		VSS127	VSS128	_	_	_	VCCIO1	VSS129	VSS130	VSS131		VSS133
N CODEC_ AOR GPIO_M UTE VSS109 NR CODEC_A VDD_1V8 VDAC_AV DD_1V8 VSS110 VSS111 VDD_LO GIC_1 VDD_LO GIC_2 LOGI C_3 VSS112 P NP CODEC_ AOI VSS116 VDAC_IR FE NP HDMI_AV DD_1V8 VSS117 VSS118 VDD_LO GIC_4 VDD_LO GIC_5 VSS119	R	XIN24M	VSS121	_	7, -	VSS122	NP	VSS123	VSS124	_		LOGI	VSS125
N CODEC_ GPIO_M VSS109 NP CODEC_A VDAC_AV VSS110 VSS111 VDD_LO VDD_LO VSS112 VSS112	P	NP	_	VSS116		NP	_	VSS117	VSS118			Logi	VSS119
	N	_		VSS109	NP	_	_	VSS110	VSS111			LOGI	VSS112

	CKCHIP RK3328 ANDROID 12 PC							L POLY		
	RK332				12 PC			40	Rev 1.1	
	13	14	15	16	17	18	19	20	21	
	DDR_DQ S2_N	NP	DDR_DQ S3_N	NP	DDR_DQ 31	DDR_DQ30	NP	DDR3_CLKN/D DR4_CLKN	VSS2	Α
	DDR_DQ S2_P	VSS4	DDR_DQ S3_P	VSS5	DDR_DQ 22	DDR_DQ27	DDR_DQ26	DDR3_CLKP/D DR4_CLKP	DDR3_RESETn/ DDR4_RESETN	В
	DDR_DQ	VSS11	DDR_DQ 17	DDR_DQ 18	VSS12	VSS13	VSS14	DDR3_CSN0/D DR4_ACTn	DDR3_BA0/DDR 4_BG0	С
	DDR_DQ 25	VSS19	DDR_DM 2	DDR_DQ 16	VSS20	VSS21	DDR3_RASn /DDR4_CKE	DDR3_A7/DDR 4_A11	DDR3_A5/DDR4 _A8	D
f	VSS31	VSS32	VSS33	VSS34	VSS35	DDR3_ODT0/DDR 4_Wen/DDR4_A14	VSS36	DDR3_A3/DDR 4_A6	DDR3_BA2/DDR 4_BA0	E
	VDD_DD RIO_4	NP	NP	NP	VSS43	DDR3_A13/DDR4_ A2	DDR3_A9/D DR4_A0	VSS44	NP	F
	VDD_DD RIO_8	VSS52	VSS53	NP	VSS54	VSS55	DDR3_A0/D DR4_A10	DDR3_A11/DD R4_A3	DDR3_A14/DDR 4_A1	G
	VSS62	VSS63	VSS64	VDD_DD RIO_9	VSS65	DDR3_A2/DDR4_A 4	DDR3_WEn/ DDR4_BG1	DDR3_A6/DDR 4_A7	DDR3_A4/DDR4 _A5	н
	VSS72	VSS73	VDD_DD RIO_10	VDD_DD RIO_11	VSS74	DDR3_CASn/DDR4 _A12	DDR3_A15/ DDR4_ODT0	VSS75	DDR3_A12/DDR 4_BA1	J
	VSS83	VSS84	VDD_DD RIO_12	VDD_DD RIO_13	VSS85	DDR3_A1/DDR4_A 9	DDR3_A8/D DR4_A13	DDR3_BA1/DD R4_CASn/DDR 4_A15	DDR3_A10/DDR 4_CS0n	к
	VSS95	VSS96	VSS97	VSS98	VSS99	DDR3_CSN1/DDR 4_CS1N	DDR3_ODT1 /DDR4_ODT 1	DDR3_CKE/DD R4_RASn/DDR 4_A16	VSS100	L
	VSS107	VSS108	TEST	SARADC _AVDD_ 1V8	SARADC _IN1	SARADC_IN0	GPIO2_A6/P WM2	GPIO2_D2/US B20_DRV	GPIO2_A2/IR_R X/POWERSTATE 2	м

		20					20			
	VSS113	VSS114	VSS115	OTP_VCC18	GPIO2_C7/I2 S1_SDO/PD M_FSYNC_M 0	GPIO2_B7/I2 S1_MCLK/TS P_SYNC_M1/ CIF_CLKOUT _M1	GPIO2_A4/P WM0/I2C1_S DA	GPIO2_A5/P WM1/I2C1_S CL	NP	N
	VDD_CORE	VDD_CORE_ 2	VSS120	EFUSE_VP	GPIO2_D0/I 2C0_SCL/FE PHY_LED_LI NK_M1	GPIO2_C1/I2S 1_LRCK_TX/SP DIF_TX_M1/TS P_D6_M1/CIF_ D6_M1	GPIO2_A0/U ART2_TX_M1 /POWERSTAT E0	GPIO2_A1/U ART2_RX_M1 /POWERSTAT E1	NPOR	P
1	VDD_CORE _3	VDD_CORE_ 4	VSS126	VCCIO5	GPIO2_D1/I 2C0_SDA/FE PHY_LED_DA TA_M1	GPIO2_C2/I2 S1_SCLK/PD M_CLK_M0/T SP_D7_M1/C IF_D7_M1	GPIO3_C6/E MMC_PWREN	GPIO3_C3/E MMC_CMD	GPIO3_C5/E MMC_CLKOU T	R
	VDD_CORE _5	VDD_CORE_ 6	VDD_CORE_ 7	GPIO2_B4/S PI_CSN1_M0 /FLASH_VOL _SEL	VCCIO2	GPIO3_C1/ EMMC_D6	GPIO3_C2/ EMMC_D7	NP	NP	т
	VSS138	VSS139	VSS140	GPIO2_C3/I2 S1_SDI/PDM_ SDI0_M0/CAR D_CLK_M1	GPIO2_A3/E FUSE_PWRE N/POWERST ATE3	GPIO2_D7 /EMMC_D4	GPIO0_A7/ EMMC_D0	GPIO2_D4/ EMMC_D1	GPIO2_D5/ EMMC_D2	U
	GPIO1_B3/ UART0_CT SN/GMAC_ RXD0_M1	GPIO1_D4/C LK32KOUT_ M1	GPIO2_C0/I2 S1_LRCK_RX /TSP_D5_M1 /CIF_D5_M1	GPIO2_C6/I2 S1_SDIO3/PD M_SDI3_M0/C ARD_IO_M1	GPIO2_C5/I2 S1_SDIO2/PD M_SDI2_M0/C ARD_DET_M1	GPIO2_C4/I2 S1_SDIO1/PD M_SDI1_M0/C ARD_RST_M1	GPIO2_D6/ EMMC_D3	NP NP	NP	v
	GPIO1_A2/ SDMMC0_ D2/JTAG_T CK	GPIO1_B2/U ART0_RTSN/ GMAC_RXD1 _M1	GPIO1_C5/I2 S2_MCLK/G MAC_CLK_M 1	GPIO1_C6/I2 S2_SCLK_M0 /GMAC_RXD V_M1/PDM_ CLK_M1	GPIO1_C7/I2 S2_LRCK_TX _M0/GMAC_ MDC_M1/PD M_SDI0_M1	GPIO1_B7/S DMMC1_D1/ GMAC_RXD2 _M1	GPIO1_B6/S DMMC1_D0/ GMAC_RXD3 _M1	GPIO1_C2/S DMMC1_PWR EN/GMAC_C RS_M1	GPIO3_C0/ EMMC_D5	w
	GPIO1_A4/ SDMMC0_ CMD	NP NP	GPIO1_B0/U ART0_RX/GM AC_TXD1_M 1	NP	GPIO1_D1/I 2S2_SDO_M 0/GMAC_TXE N_M1/PDM_ SDI2_M1	NP NP	GPIO1_C1/S DMMC1_D3/ GMAC_TXD2 _M1	GPIO1_B5/S DMMC1_CMD /GMAC_RXCL K_M1	GPIO1_C3/S DMMC1_DET /GMAC_MDI O_M1/PDM_ FSYNC_M1	Y
/ /	GPIO1_A3/ SDMMC0_ D3/JTAG_T MS	NP	GPIO1_B1/U ART0_TX/GM AC_TXD0_M 1	NP	GPIO1_D0/I 2S2_SDI_M0 /GMAC_RXE R_M1/PDM_ SDI1_M1	KAT NP	GPIO1_C0/S DMMC1_D2/ GMAC_TXD3 _M1	GPIO1_B4/S DMMC1_CLK /GMAC_TXCL K_M1	VSS153	A A
5	13	14	15	16	17	18	19	20	21	

Fig.2-6 Ball Map

2.5 Pin Number Order

B//-	220 Data da 10 Mileo		ONIROL
	328 Datasheet		Rev 1.1
2.5	Pin Number Order		nformation 2010
	Table 2-1 Pin Number	Order Ir	nformation
No.	Pin name	No.	Pin name
A1	VSS1	B10	DDR_DQ11
A2	DDR_DQ7	B11	DDR_DQ20
A3 A5	DDR_DQS0_N	B12 B13	DDR_DQ19
A7	DDR_DQS1_N DDR_DQ1	B13	DDR_DQS2_P VSS4
A10	DDR_DQ1	B15	DDR_DQS3_P
A11	DDR_DQ23	B16	VSS5
A13	DDR_DQS2_N	B17	DDR_DQ22
A15	DDR_DQS3_N	B18	DDR_DQ27
A17	DDR_DQ31	B19	DDR_DQ26
A18	DDR_DQ30	B20	DDR3_CLKP/DDR4_CLKP
A20	DDR3_CLKN/DDR4_CLKN	B21	DDR3_RESETn/DDR4_RESETN
A21	VSS2	C1	VSS6
AA1	VSS151	C2	DDR_DQ10
AA13	GPIO1_A3/SDMMC0_D3/JTAG_TMS	C3	VSS75
AA15	GPIO1_B1/UART0_TX/GMAC_TXD0_M1	C4	DDR_DQ14
AA17	GPIO1_D0/I2S2_SDI_M0/GMAC_RXER_M 1/PDM_SDI1_M1	C5/2	DDR DQ2
AA19	GPIO1_C0/SDMMC1_D2/GMAC_TXD3_M1	C6	VSS8
AA2	HDMI_TX0P	C7.7	DDR_DQ5
AA20	GPIO1_B4/SDMMC1_CLK/GMAC_TXCLK_ M1	C8	DDR_DQ9
AA21	VSS153	C9	VSS9
AA4	HDMI_TX2N	C10	DDR_DQ13
AA5	VSS152	C11	VSS10
AA6	USB0_DP	C12	DDR_DQ24
AA7	USB1_DP	C13	DDR_DQ29
AA8 AA9	FEPHY_RXN FEPHY_TXN	C14 C15	VSS11 DDR_DQ17
B1	DDR_DQ8	C16	DDR_DQ18
B2	DDR_DQ3	C17	VSS12
B3	DDR_DQSO_P	C18	VSS13
B4	VSS3	C19	VSS14
В5	DDR_DQS1_P	C20	DDR3_CSN0/DDR4_ACTn
В6	DDR_DM0	C21	DDR3_BA0/DDR4_BG0
BZ	DDR_DQ6	D1	GPIO3_A5/TSP_D1/CIF_D1/SDMMC0EX T_D1/UART1_RTSN/USB3PHY_DEBUG5
B9	DDR_DQ4	D2	GPIO3_A1/TSP_FAIL/CIF_HREF/SDMMC 0EXT_DET/SPI_TXD_M2/USB3PHY_DEB UG2/I2S2_SDO_M1

		it ROL		iteot
	RK3	328 Datasheet		Rev 1.1
		, RO		280
	No.	Pin name	No.	Pin name
	D3	VSS15	E17	VSS35
	D4	DDR_DQ12	E18	DDR3_ODT0/DDR4_Wen/DDR4_A14
	D5	DDR_DM1	E19	VSS36
	D6	VSS16	E20	DDR3_A3/DDR4_A6
	D7	DDR_DQ0	E21	DDR3_BA2/DDR4_BA0
MIRATIR	D8	VSS17	KIT Y	GPIO3_A7/TSP_D3/CIF_D3/SDMMC0EX T_D3/UART1_CTSN/USB3PHY_DEBUG7
MIRA	D9	DDR_DQ15	F2	GPIO3_A6/TSP_D2/CIF_D2/SDMMC0EX T_D2/UART1_RX/USB3PHY_DEBUG6
	D10	DDR_DM3	F3	GPIO3_B0/TSP_D4/CIF_D4/SPI_CSN0_ M2/I2S2_LRCK_TX_M1/USB3PHY_DEB UG8/I2S2_LRCK_RX_M1
	D11	VSS18	F4	VSS37
	D12	DDR_DQ28	F5	VSS38
	D13	DDR_DQ25	F6	VSS39
	D14	VSS19	F7	VSS40
	D15	DDR_DM2	F8	VSS41
	D16	DDR_DQ16	F9	VSS42
	D17	VSS20	F10	VDD_DDRIO_1
	D18	VSS21	F110	VDD_DDRIO_2
	D19	DDR3_RASn/DDR4_CKE	F12	VDD_DDRIO_3
	D20	DDR3_A7/DDR4_A11	F13	VDD_DDRIO_4
	(2)	DDR3_A5/DDR4_A8	F17	
MIRATIR	E1	GPIO3_A2/TSP_CLK/CIF_CLKIN/SDMM C0EXT_CLK/SPI_RXD_M2/USB3PHY_DE BUG3/I2S2_SDI_M1	F18	DDR3_A13/DDR4_A2
	E2	GPIO3_A4/TSP_D0/CIF_D0/SDMMC0EX T_D0/UART1_TX/USB3PHY_DEBUG4	F19	DDR3_A9/DDR4_A0
	E3	GPIO3_A0/TSP_VALID/CIF_VSYNC/SD MMC0EXT_CMD/SPI_CLK_M2/USB3PHY _DEBUG1/I2S2_SCLK_M1	F20	VSS44
	E4	VSS22	G2	VSS45
	E5	VSS23	G3	VSS46
	E6	VSS24	G4	VSS47
	E7	VSS25	G5	USB30_EXTR
	E8	VSS26	G6	VSS48
	E9	VSS27	G7	VSS49
	E10	VSS28	G8	VSS50
	E11	VSS29	G9	VSS51
ò	E12	VSS30	G10	VDD_DDRIO_5
NIRATIR	E13	VSS31	G11	VDD_DDRIO_6
IPA	E14	VSS32	G12	VDD_DDRIO_7
M	E15	VSS33	G13	VDD_DDRIO_8
	E16	VSS34	G14	VSS52
İ				

		328 Datasheet		ROL
	RK33	328 Datasheet		Rev 1.1
-		RO.		80,
	No.	Pin name	No.	Pin name
	G15	VSS53	J11	VSS70
	G17	VSS54	J12	VSS71
	G18	VSS55	J13	VSS72
	G19	DDR3_A0/DDR4_A10	J14	VSS73
	G20	DDR3_A11/DDR4_A3	J15	VDD_DDRIO_10
, ot	G21	DDR3_A14/DDR4_A1	J16	VDD_DDRIO_11
MIRATIRY	H2	USB30_TXN	J17	VSS74
NR	Н3	USB30_TXP	118	DDR3_CASn/DDR4_A12
M.	H4	VSS56	J19	DDR3_A15/DDR4_ODT0
	H5	PLL_AVDD_1V8	J20	VSS75
	Н6	VCCIO6	J21	DDR3_A12/DDR4_BA1
	H7	PLL_DVDD_1V0	K1	USB30_DP
	Н8	VSS57	K2	USB30_DM
	Н9	VSS58	К3	VSS76
	H10	VSS59	K5	VSS77
	H11	VSS60	K6	VCCIO_PMU
	H12	VSS61	K7	USB30_VBUS
	H13	VSS62	K8	VSS78
	H14	VSS63	K9	VSS79
	H15	VSS64	K10	VSS80
	H16	VDD_DDRIO_9	K11	VSS81
	H17	VSS65	K12	VSS82
RY	³ H18	DDR3_A2/DDR4_A4	K13	VSS83
MURATIRY	H19	DDR3_WEn/DDR4_BG1	K14	VSS84
MIK.	H20	DDR3_A6/DDR4_A7	K15	VDD_DDRIO_12
H.	H21	DDR3_A4/DDR4_A5	K16	VDD_DDRIO_13
	J2	USB30_RXP	K17	VSS85
	J3	USB30_RXN	K18	DDR3_A1/DDR4_A9
	J4	VSS66	K19	DDR3_A8/DDR4_A13
	J5	USB30_AVDD_1V8	K20	DDR3_BA1/DDR4_CASn/DDR4_A15
	J6	USB30_AVDD_3V3	K21	DDR3_A10/DDR4_CS0n
	J7	USB30_DVDD_1V0	L3	GPIO0_A0/CLKOUT_WIFI_M0
	Ј8	VSS67	L4	VSS86
	J9	VSS68	L5	VSS87
	J10	VSS69	L6	VSS88
MURATIRY	AL RYCE	328 AT	RATIR	VSS88 RES RES RES RES RES RES RES

23 -

		328 Datasheet		TROL
	R <i>K33</i>	328 Datasheet		Rev 1.1
-		So,		, RO,
I	No.	Pin name	No.	Pin name
Ī	L7	VSS89	N6	VDAC_AVDD_1V8
	L8	VSS90	N7	VSS110
Ī	L9	VSS91	N8	VSS111
	L10	VSS92	N9	VDD_LOGIC_1
	111	VSS93	N10	VDD_LOGIC_2
7	L12	VSS94	N11	VDD_LOGIC_3
	L13	VSS95	N12	VSS112
	L14	VSS96	N 13	VSS113
	L15	VSS97	N14	VSS114
	L16	VSS98	N15	VSS115
	L17	VSS99	N16	OTP_VCC18
	L18	DDR3_CSN1/DDR4_CS1N	N17	GPIO2_C7/I2S1_SDO/PDM_FSYNC_M0
	L19	DDR3_ODT1/DDR4_ODT1	N18	GPIO2_B7/I2S1_MCLK/TSP_SYNC_M1/CIF _CLKOUT_M1
ŀ	L20	DDR3_CKE/DDR4_RASn/DDR4_A16	N19	GPIO2_A4/PWM0/I2C1_SDA
ŀ	L21	VSS100	N20	GPIO2_A5/PWM1/I2C1_SCL
ŀ	M2	VDAC_IOUT	P2	CODEC_AOD
ŀ	M4	HDMI_EXTR	Р3	VSS116
	M5	VDD PMU	P4	VDAC IREF
İ	M6	HDMI_AVDD_1V0	P6	HDMI_AVDD_1V8
ľ	MZ	VSS101	P7.0	VSS117
Ī	M8	VSS102	P8	VSS118
7	M9	VSS103	P9	VDD_LOGIC_4
	M10	VSS104	P10	VDD_LOGIC_5
	M11	VSS105	P11	VDD_LOGIC_6
	M12	VSS106	P12	VSS119
	M13	VSS107	P13	VDD_CORE_1
	M14	VSS108	P14	VDD_CORE_2
	M15	TEST	P15	VSS120
	M16	SARADC_AVDD_1V8	P16	EFUSE_VP
	M17	SARADC_IN1	P17	GPIO2_D0/I2C0_SCL/FEPHY_LED_LINK_M 1
	M18	SARADC_IN0	P18	GPIO2_C1/I2S1_LRCK_TX/SPDIF_TX_M1/ TSP_D6_M1/CIF_D6_M1
ľ	M19	GPIO2_A6/PWM2	P19	GPIO2_A0/UART2_TX_M1/POWERSTATE0
ļ	M20	GPIO2_D2/USB20_DRV	P20	GPIO2_A1/UART2_RX_M1/POWERSTATE1
ľ	M21	GPIO2_A2/IR_RX/POWERSTATE2	P21	NPOR O
ľ	N1	CODEC_AOR	R1	XIN24M
ľ	N2	GPIO_MUTE	R2	VSS121
7	N3	VSS109	R3	GPIO0_A2/CLKOUT_GMAC_M0/SPDIF_TX _M2
ŀ	N5	CODEC_AVDD_1V8	R4	CODEC_AVSS
L		†	9.	

		328 Datasheet	WIROL	
	RK3	328 Datasheet		Rev 1.1
	M	P.	a.r.	Pi
	No. R5	VSS122	No.	Pin name GPIO0_A4/HDMI_HPD
	R7	VSS122 VSS123	U3 U4	VSS134
	R8	VSS123	U5	USB20_AVDD_1V8
		VDD_LOGIC_7	U6	FEPHY_AVDD_1V8
	R10	VDD_LOGIC_8	U7	VCCIO3
-		VDD_LOGIC_9	U8,	VSS135
		VSS125	U9	VSS136
-	R13	VDD_CORE_3	U10	GPIO1_A0/SDMMC0_D0/UART2_TX_M0
-		VDD_CORE_4	U11	VSS137
_	R15	VSS126	U12	VCCIO4
-	R16	VCCIO5	U13	VSS138
	R17	GPIO2_D1/I2C0_SDA/FEPHY_LED_DAT A M1	U14	VSS139
	R18	GPIO2_C2/I2S1_SCLK/PDM_CLK_M0/T SP_D7_M1/CIF_D7_M1	U15	VSS140 C LOWER
	R19	GPIO3_C6/ EMMC_PWREN	U16	GPIO2_C3/I2S1_SDI/PDM_SDI0_M0/CA RD_CLK_M1
	R20	GPIO3_C3/ EMMC_CMD	U17	GPIO2_A3/EFUSE_PWREN/POWERSTATE 3
	R21	GPIO3_C5/ EMMC_CLKOUT	U18 (GPIO2_D7/ EMMC_D4
	T1	XOUT24M	U19	GPIO0_A7/ EMMC_D0
	12	VSS127	U20	GPIO2_D4/ EMMC_D1
2	T3	VSS128	U21	GPIO2_D5/ EMMC_D2
	T4	CODEC_VCM	V1	I2C3_SCL/HDMI_SCL
	T5	USB20_AVDD_3V3	₹V2	HDMI_CEC
	T6	USB20_VBUS	V3	I2C3_SDA/HDMI_SDA
	T7	VCCIO1	V4	VSS141
	T8	VSS129	V5	USB20_DVDD_1V0
	T9	VSS130	V6	FEPHY_AVDD_1V0
	T10	VSS131	V7	FEPHY_EXTRES
	T11	VSS132	V8	VSS142
_	T12	VSS133	V9	GPIO0_D3/SPDIF_TX_M0
	T13	VDD_CORE_5	V10	GPIO1_A5/SDMMC0_DETN
	T14	VDD_CORE_6	V11	VSS143
	T15	VDD_CORE_7	V12	GPIO1_D2/I2S2_LRCK_RX_M0/CLKOUT_ GMAC_M2/PDM_SDI3_M1
	T16	GPIO2_B4/SPI_CSN1_M0/FLASH_VOL_ SEL	V13	GPIO1_B3/UART0_CTSN/GMAC_RXD0_M 1
	T17	VCCIO2	V14	GPIO1_D4/CLK32KOUT_M1
2	T18	GPIO3_C1/ EMMC_D6	V15	GPIO2_C0/I2S1_LRCK_RX/TSP_D5_M1/ CIF_D5_M1
	T19	GPIO3_C2/ EMMC_D7	V16	GPIO2_C6/I2S1_SDIO3/PDM_SDI3_M0/ CARD_IO_M1

Copyright 2017 @Fuzhou Rockchip Electronics Co., Ltd.

No.			MROL		MIROL
V17		RK3	328 Datasheet		Rev 1.1
V17 O/CARD_DET_M1		No.	Pin name	No.	Pin name
V18 O/CARD_RST_M1		V17		Y8	FEPHY_RXP
W1		V18		Y9	FEPHY_TXP
W2		V19	GPIO2_D6/ EMMC_D3	Y13	GPIO1_A4/SDMMC0_CMD
W2		W1	VSS144	Y15	GPIO1_B0/UART0_RX/GMAC_TXD1_M1
W4	8	W2	HDMI_TXCLKN	Y17	
W4 VSS146 W5 VSS147 W6 USB20_EXTR W7 VSS148 W8 VSS149 W9 VSS150 GPIO1_D6/FEPHY_LED_SPEED10/SDM MC0_PWREN_MI GPIO1_A1/SDMMC0_D1/UART2_RX_M O W12 GPIO1_A6/SDMMC0_D2/JTAG_TCK W14 GPIO1_C5/I2S2_MCLK/GMAC_RXD1 _M1 W15 GPIO1_C5/I2S2_MCLK/GMAC_RXD1 _M1 W16 GPIO1_C6/I2S2_SCLK_MO/GMAC_RXD1 _V_M1/PDM_CLK_M1 W17 GPIO1_B7/SDMMC1_D1/GMAC_RXD2 _M1 W18 GPIO1_B7/SDMMC1_D1/GMAC_RXD2 _M1 W19 GPIO1_C6/SDMMC1_D0/GMAC_RXD2 _M1 W19 GPIO1_C6/SDMMC1_D0/GMAC_RXD2 _M1 W19 GPIO1_C6/SDMMC1_D0/GMAC_RXD2 _M1 W19 GPIO1_C6/SDMMC1_D0/GMAC_RXD3 _M1 W20 GPIO1_C2/SDMMC1_PWREN/GMAC_C RS_M1 W21 GPIO3_C0/EMMC_D5 Y1 HDMI_TXXDN Y3 HDMI_TXXIN Y4 HDMI_TX1P Y5 HDMI_TX2P _Y6 USB0_DM		W3	VSS145	Y19	GPIO1_C1/SDMMC1_D3/GMAC_TXD2_M1
W5		W4	VSS146	Y20	_ ,
W7 VSS148		W5	VSS147	Y21	
W8 VSS149		W6	USB20_EXTR		1200
W9		W7	VSS148		
W10		W8	VSS149		80 Cts
W12		W9	VSS150		
W12		W10			2435 2010
W12		W11			05 28 PM
W14		W12	0.2	2	, L
W14		W13	GPIO1_A2/SDMMC0_D2/JTAG_TCK	20,	27
W16	8	W14		MIR	
W16		W15	GPIO1_C5/I2S2_MCLK/GMAC_CLK_M1	R	
W17		W16			
W18		W17	GPIO1_C7/I2S2_LRCK_TX_M0/GMAC_		ŷ
W19		W18			MROL
W20 RS_M1 W21 GPIO3_CO/EMMC_D5 Y1 HDMI_TXCLKP Y2 HDMI_TX0N Y3 HDMI_TX1N Y4 HDMI_TX1P Y5 HDMI_TX2P Y6 USB0_DM		W19			2.8C.4C
Y1 HDMI_TXCLKP Y2 HDMI_TX0N Y3 HDMI_TX1N Y4 HDMI_TX1P Y5 HDMI_TX2P Y6 USB0_DM		W20			a _R OID T
Y2 HDMI_TX0N Y3 HDMI_TX1N Y4 HDMI_TX1P Y5 HDMI_TX2P Y6 USB0_DM		W21	GPIO3_C0/EMMC_D5		
Y3 HDMI_TX1N Y4 HDMI_TX1P Y5 HDMI_TX2P Y6 USB0_DM		Y1	HDMI_TXCLKP		27%
Y4 HDMI_TX1P Y5 HDMI_TX2P Y6 USB0_DM		Y2	HDMI_TX0N		
Y5 HDMI_TX2P Y6 USB0_DM		Y3	HDMI_TX1N		24
Y6 USB0_DM		Y4	HDMI_TX1P	,2	7
	1	Y5	HDMI_TX2P	N	
Y7 USB1_DM		Y6	USB0_DM	SE,	
		Y7	USB1_DM		

		TROL	, ROL
<u> </u>	RK3328 Datashee	toz,	Rev 1.
F	2.6 Power/Grou	and 10 Description 1 SASE (GND) and 10 info	ormation ROLL TRO
	Group	Ball#	Descriptions
ATIRX	200	A1 A21 AA1 AA21 AA5 B4 B14 B16 C1 C3 C6 C9 C11 C14 C17 C18 C19 D3 D6 D8 D11 D14 D17 D18 E4 E5 E6 E7 E8 E9 E10 E11 E12 E13 E14 E15 E16 E17 E19 F4 F5 F6 F7 F8 F9 F17 F20 G2 G3 G4 G6 G7 G8 G9 G14 G15 G17 G18 H4 H8 H9 H10 H11 H12 H13 H14 H15 H17 J4 J8 J9 J10 J11 J12 J13 J14 J17 J20 K3 K5 K8 K9 K10 K11 K12 K13 K14 K17 L4 L5 L6 L7 L8 L9 L10 L11 L12 L13 L14 L15 L16 L17 L21 M7 M8 M9 M10 M11 M12 M13 M14 N3 N7 N8 N12 N13 N14 N15 P3 P7 P8 P12 P15 R2 R5 R7 R8 R12 R15 T2 T3 T8 T9 T10 T11 T12 U4	Internal Core Ground, Digital IO Ground,
	VDD_CORE	U8 U9 U11 U13 U14 U15 V4 V8 V11 W1 W3 W4 W5 W7 W8 W9 H5 J5 J6 M6 M16 N5 N6 P6 T5 U5 U6 V6	ARM Core Power
ATIRK	VDD_LOGIC	M5 N9 N10 N11 P9 P10 P11 P13 P14 R9 R10 R11 R13 R14 T13 T14 T15	GPU, Logic Power
R	VCCIO1	2	VCCIO1 Barrer Barrer Barrer
	VCCIO1	177 JE	VCCIO1 Power Domain Power
	VCCIO2	T17 V	VCCIO2 Power Domain Power
	VCCIO3	U7	VCCIO3 Power Domain Power
	VCCIO4	U12	VCCIO4 Power Domain Power
	VCCIO5	R16	VCCIO5 Power Domain Power
	VCCIO6	H6	VCCIO6 Power Domain Power
	VCCIO_PMU	K6	PMU VCCIO Power Domain Power
	VDD_DDRIO	F10 F11 F12 F13 G10 G11 G12 G13 H16 J15 J16 K15 K16	DDR PHY Power
	2011		201
	PLL_DVDD_1V0	H7	PLL digital Power
	PLL_AVDD_1V8	Н5	PLL 10 Power
	10,0°		(2)22
	USB20_DVDD_1V0	V5	USB OTG2.0/Host2.0 Digital Power
AIRX	USB20_AVDD_1V8	U5 at	USB OTG2.0/Host2.0 Analog Power
TIE	USB20_AVDD_3V3	T5	USB OTG2.0/Host2.0 Analog Power
Th	USB30_DVDD_1V0	J7 JR	USB 3.0 Digital Power
	USB30_AVDD_1V8	J5 W	USB 3.0 Analog Power

Copyright 2017 @Fuzhou Rockchip Electronics Co., Ltd.

		MROL	NTROL!	
<u></u>	RK3328 Datashee	t -	Rev 1.1	
	Group	Ball#	Descriptions	
				Ī
	CODEC_AVDD_1V8	N5	Audio Codec Analog Power	Ī
	CODEC_AVSS	R4	Audio Codec Analog Ground	Ī
	36,		270	Ī
	HDMI_AVDD_1V0	M6	HDMI PHY Analog Power	Ī
. 6	HDMI_AVDD_1V8	P6	HDMI PHY Analog Power	Ī
MIRATIRY		18th		
RI	FEPHY_AVDD_1V0	V6	FEPHY Logic Analog Power	
MIR.	FEPHY _AVDD_1V8	U6	FEPHY Analog Power	
12.		la.		Ī
	VDAC_AVDD_1V8	N6	VDAC Analog Power	Ī

THIRATIRKAN RK3328 ANDROID 12 PCKONTROL 2 MIRATIRAM RK3328 AND ROID 12 PC KOMIROL 2 MIRATIRY AND THE TOWN OF THE PROPERTY OF THE P MILEAT IRVANDESSES BUILDED 12 PC KONTROL 2 NURAT IRVAN RK3328 AND ROID 12 PC KONTROL 2

RK3328 Datasheet Rev 1.1

2.7 Function IO Description

Table 2-3 Function IO description

Pin Name	Func 1	Func 2	Func 3	Func 4	Func 5	Func 6	IO Type	IO Def	Pul1	Default Current	INT
GPIOO_AO/CLKOUT_WIFI_MO	gpio0_a0	clkout_wifim0			0, 00)	I/0	I	down	4mA	√
GPIOO_A2/CLKOUT_GMAC_MO/SPDIF_TX_M2	gpio0_a2	clkout_gmacm0	spdif_txm2	E)			I/0	I	down	4mA	√
GPIOO_A4/HDMI_HPD	gpio0_a4	hdmi_hpd		270	0,0		I/0	Ι	down	4mA	√
GPIOO_D3/SPDIF_TX_MO	gpio0_d3	spdif_txm0		1,22, 0	25		I/0	Ι	down	4mA	√
GPIOO_D6/FEPHYLED_SPEED10/FEPHYLED_DUPLEX/SDMMCO_PWREN _M1	gpio0_d6	fephyled_speed10	fephyled_duplex	sdmmc0_pwrenm1)		I/0	I	down	4mA	7,
GPIO1_AO/SDMMCO_DO/UART2_TX_MO	gpiol_a0	sdmmcO_dO	uart2dbg_txm0				I/0	Ι	up	8mA	1
GPIO1_A1/SDMMCO_D1/UART2_RX_MO	gpiol_al	sdmmcO_d1	uart2dbg_rxm0	(A)			I/0	I	up	8mA	1
GPT01_A2/SDMMC0_D2/JTAG_TCK	gpiol_a2	sdmmcO_d2	jtag_tck				I/0	I	up	8mA	√
GPIO1_A3/SDMMCO_D3/JTAG_TMS	gpiol_a3	sdmmc0_d3	jtag_tms				I/0	I	ир	8mA	√
GPIO1_A4/SDMMCO_CMD	gpiol_a4	sdmmc0_cmd	, 00,				I/0	I	up	8mA	√
GPIO1_A5/SDMMCO_DETN	gpiol_a5	sdmmc0_detn	2				I/0	I	up	4mA	√
GPI01_A6/SDMMC0_CLKOUT/TEST_CLK0	gpiol_a6	sdmmc0_clkout	test_clk0				I/0	I	down	8mA	√
GPIO1_BO/UARTO_RX/GMAC_TXD1_M1	gpiol_b0	uart0_rx	gmac_txd1m1				I/0	I	up	4mA	√
GPIO1_B1/UARTO_TX/GMAC_TXDO_M1	gpiol_bl	uart0_tx	gmac_txd0m1				1/0	I	up	4mA	√
GPIO1_B2/UARTO_RTSN/GMAC_RXD1_M1	gpiol_b2	uart0_rtsn	gmac_rxd1m1			18	I/0	I	down	4mA	√
GPIO1_B3/UARTO_CTSN/GMAC_RXDO_M1	gpiol_b3	uart0_ctsn	gmac_rxd0m1			all i	I/0	I	down	4mA	√
GPI01_B4/SDMMC1_CLK/GMAC_TXCLK_M1	gpiol_b4	sdmmc1_clkout	gmac_txclkm1			10	I/0	I	down	8mA	√
GPI01_B5/SDMMC1_CMD/GMAC_RXCLK_M1	gpiol_b5	sdmmc1_cmd	gmac_rxclkm1			2C,	I/0	I	up	8mA	√
GPI01_B6/SDMMC1_D0/GMAC_RXD3_M1	gpiol_b6	sdmmc1_d0	gmac_rxd3m1		. ე.	<	I/0	I	up	8mA	√
GPI01_B7/SDMMC1_D1/GMAC_RXD2_M1	gpiol_b7	sdmmc1_d1	gmac_rxd2m1				I/0	I	up	8mA	√
GPIO1_CO/SDMMC1_D2/GMAC_TXD3_M1	gpiol_c0	sdmmc1_d2	gmac_txd3m1				I/0	I	up	8mA	√
GPIO1_C1/SDMMC1_D3/GMAC_TXD2_M1	gpiol_cl	sdmmc1_d3	gmac_txd2m1		R		I/0	I	up	8mA	√
GPI01_C2/SDMMC1_PWREN/GMAC_CRS_M1	gpiol_c2	sdmmc1_pwren	gmac_crsm1	7,			I/0	I	down	4mA	√
GPIO1_C3/SDMMC1_DET/GMAC_MDIO_M1/PDM_FSYNC_M1	gpiol_c3	sdmmc1_detn	gmac_mdiom1	pdm_fsyncm1			I/0	Ι	up	4mA	√

RK3328 Datasheet Rev 1.1

Pin Name	Func 1	Func 2	Func 3	Func 4	Func 5	Func 6	IO Type	IO Def	Pul1	Default Current	INT
GPI01_C5/I2S2_MCLK/GMAC_CLK_M1	gpiol_c5	i2s2_mclk	gmac_clkm1		2		I/0	Ι	down	4mA	√
GPI01_C6/I2S2_SCLK_M0/GMAC_RXDV_M1/PDM_CLK_M1	gpiol_c6	i2s2_sc1km0	gmac_rxdvm1	pdm_c1km1	.0		I/0	I	up	4mA	√
GPI01_C7/I2S2_LRCKTX_M0/GMAC_MDC_M1/PDM_SDI0_M1	gpiol_c7	i2s2_lrcktxm0	gmac_mdcm1	pdm_sdi0m1	20,		I/0	I	down	4mA	√
GPI01_D0/I2S2_SDI_M0/GMAC_RXER_M1/PDM_SDI1_M1	gpio1_d0	i2s2_sdim0	gmac_rxerm1	pdm_sdi1m1	0, 0)	I/0	Ι	down	4mA	√
GPI01_D1/I2S2_SD0_M0/GMAC_TXEN_M1/PDM_SDI2_M1	gpiol_dl	i2s2_sdom0	gmac_txenm1	pdm_sdi2m1	OX		I/0	I	down	4mA	√
GPI01_D2/I2S2_LRCKRX_MO/CLKOUT_GMAC_M2/PDM_SDI3_M1	gpio1_d2	i2s2_lrckrxm0	clkout_gmacm2	pdm_sdi3m1	00		I/0	I	down	4mA	√
GPIO1_D4/CLK32KOUT_M1	gpiol_d4	clk32k_outm1		133	3		I/0	I	down	4mA	√
GPI02_A0/UART2_TX_M1	gpio2_a0	uart2dbg_txm1		Pr L)		I/0	I	down	4mA	√
GPIO2_A1/UART2_RX_M1	gpio2_a1	uart2dbg_rxm1	7	7.			I/0	I	up	4mA	1
GPIO2_A2/PWM_IR	gpio2_a2	pwm_ir	24				I/0	I	up	4mA	1
GPI02_A3/EFUSE_PWREN	gpio2_a3	efuse_pwren		'V ₂			I/0	I	up	4mA	√
GPI02_A4/PWM0/I2C1_SDA	gpio2_a4	pwm0	i2c1_sda				I/0	I	up	4mA	√
GPIO2_A5/PWM1/I2C1_SCL	gpio2_a5	pwm1	i2cl_scl				I/0	I	up	4mA	√
GPI02_A6/PWM2	gpio2_a6	pwm2	5				I/0	Ι	up	4mA	√
GPI02_B4/SPI_CSN1_M0/FLASH_VOL_SEL	gpio2_b4	spi_csn1m0	flash_vol_sel				I/0	Ι	up	4mA	√
GPI02_B7/I2S1_MCLK/TSP_SYNC_M1/CIF_CLKOUT_M1	gpio2_b7	i2s1_mclk		tsp_syncm1	cif_clkoutm1		I/0	I	down	4mA	√
GPIO2_CO/I2S1_LRCKRX/TSP_D5_M1/CIF_D5_M1	gpio2_c0	i2s1_lrckrx		tsp_d5m1	cif_d5m1		I/0	I	up	4mA	√
GPIO2_C1/I2S1_LRCKTX/SPDIF_TX_M1/TSP_D6_M1/CIF_D6_M1	gpio2_c1	i2s1_lrcktx	spdif_txm1	tsp_d6m1	cif_d6m1		1/0	Ι	up	4mA	√
GPIO2_C2/I2S1_SCLK/PDM_CLK_MO/TSP_D7_M1/CIF_D7_M1	gpio2_c2	i2s1_sclk	pdm_c1km0	tsp_d7m1	cif_d7m1	18	I/0	Ι	down	4mA	√
GPIO2_C3/I2S1_SDI/PDM_SDIO_MO/CARD_CLK_M1	gpio2_c3	i2sl_sdi	pdm_sdi0m0	card_clkm1			I/0	Ι	up	4mA	√
GPI02_C4/I2S1_SDI01/PDM_SDI1_M0/CARD_RST_M1	gpio2_c4	i2s1_sdio1	pdm_sdi1m0	card_rstml		4	I/0	Ι	up	4mA	√
GPI02_C5/I2S1_SDI02/PDM_SDI2_M0/CARD_DET_M1	gpio2_c5	i2s1_sdio2	pdm_sdi2m0	card_detm1		~C`	I/0	Ι	up	4mA	√
GPI02_C6/I2S1_SDI03/PDM_SDI3_M0/CARD_I0_M1	gpio2_c6	i2s1_sdio3	pdm_sdi3m0	card_iom1	. 1	X	I/0	Ι	up	4mA	√
GPI02_C7/I2S1_SD0/PDM_FSYNC_M0	gpio2_c7	i2s1_sdo	pdm_fsyncm0				I/0	Ι	up	4mA	√
GPIO2_D0/I2CO_SCL/FEPHYLED_LINK_M1	gpio2_d0	i2c0_scl	fephyled_linkml				I/0	Ι	up	4mA	√
GPIO2_D1/I2CO_SDA/FEPHYLED_RX_M1/FEPHYLED_TX_M1	gpio2_d1	i2c0_sda	fephyled_rxml	fephyled_txml	R		I/0	I	up	4mA	√
GPI02_D2/USB2OTG_DRVBUS	gpio2_d2	usb2otg_drvbus		2			I/0	Ι	down	4mA	√

RK3328 Datasheet Rev 1.1

	Pin Name	Func 1	Func 2	Func 3	Func 4	Func 5	Func 6	IO Type	IO Def	Pul1	Default Current	INT
	GPIO3_AO/TSP_VALID/CIF_VSYNC/SDMMCOEXT_CMD/SPI_CLK_M2/ I2S2_SCLK_M1	gpio3_a0	tsp_valid	cif_vsync	sdmmc0ext_cmd	spi_clkm2	i2s2_sclkm1	I/0	I	up	4mA	√
	GPI03_A1/TSP_FAIL/CIF_HREF/SDMMCOEXT_DET/SPI_TXD_M2/I2 S2_SD0_M1	gpio3_a1	tsp_fail	cif_href	sdmmc0ext_det	spi_txdm2	i2s2_sdom1	I/0	I	up	4mA	√
	GPI03_A2/TSP_CLK/CIF_CLKIN/SDMMCOEXT_CLK/SPI_RXD_M2/I2 S2_SDI_M1	gpio3_a2	tsp_clk	cif_clkin	sdmmc0ext_clkout	spi_rxdm2	i2s2_sdim1	I/0	I	down	4mA	√
	GPI03_A4/TSP_D0/CIF_D0/SDMMC0EXT_D0/UART1_TX	gpio3_a4	tsp_d0	cif_d0	sdmmc0ext_d0	uart1_tx		I/0	I	up	4mA	√
	GPIO3_A5/TSP_D1/CIF_D1/SDMMCOEXT_D1/UART1_RTSN	gpio3_a5	tsp_d1	cif_d1	sdmmc0ext_d1	uart1_rtsn		I/0	I	up	4mA	√
	GPIO3_A6/TSP_D2/CIF_D2/SDMMCOEXT_D2/UART1_RX	gpio3_a6	tsp_d2	cif_d2	sdmmc0ext_d2	uart1_rx		I/0	I	up	4mA	7
	GPIO3_A7/TSP_D3/CIF_D3/SDMMC0EXT_D3/UART1_CTSN	gpio3_a7	tsp_d3	cif_d3	sdmmc0ext_d3	uart1_ctsn		I/0	I	up	4mA	1
	GPI03_B0/TSP_D4/CIF_D4/SPI_CSN0_M2/I2S2_LRCK_TX_M1/I2S 2_LRCK_RX_M1	gpio3_b0	tsp_d4	cif_d4	spi_csn0m2	i2s2_lrcktxm1	i2s2_lrckrxm1	I/0	I	down	4mA	√
1	GPIOO_A7/EMMC_DO	gpio0_a7	emmc_d0	JK -0;	*			I/0	Ι	up	8mA	√
1	GPIO2_D4/EMMC_D1	gpio2_d4	emmc_d1	00,				I/0	I	up	8mA	√
	GPIO2_D5/EMMC_D2	gpio2_d5	emmc_d2					I/0	Ι	up	8mA	√
	GPIO2_D6/EMMC_D3	gpio2_d6	emmc_d3					I/0	I	up	8mA	√
	GPIO2_D7/EMMC_D4	gpio2_d7	emmc_d4	7				I/O	I	up	8mA	√
	GPIO3_CO/EMMC_D5	gpio3_c0	emmc_d5					1/0	I	up	8mA	√
	GPIO3_C1/EMMC_D6	gpio3_c1	emmc_d6				12	J _{I/0}	I	up	8mA	√
	GPIO3_C2/EMMC_D7	gpio3_c2	emmc_d7				7	I/0	I	up	8mA	√
	GPIO3_C3/EMMC_CMD	gpio3_c3	emmc_cmd				,TO,	I/0	I	up	8mA	√
	GPI03_C5/EMMC_CLKOUT	gpio3_c5	emmc_clkout				C	I/0	Ι	up	8mA	√
	GPIO3_C6/EMMC_PWREN	gpio3_c6	emmc_pwren			0	Υ	I/0	I	down	8mA	√
	Notes: ① Pad types: I = input, O = output, I/O = ② AP = Analog Power, AG = Analog Ground ③ Output Drive Unit is mA, only Digital IO ④ Reset state: I = input without any pull re Copyright 2017 @Fuzhou Rockchip Electroni	d; DP = Dig has drive vo esistor,O =	iital Power, DG = alue;		PZ.	DROID						X

Notes:

- ① Pad types: I = input, O = output, I/O = input/output (bidirectional)

RK3328 Datasheet Rev 1.1

2.8 IO Pin Name Description

20

This sub-chapter will focus on the detailed function description of every pins based on different interface.

Table 2-4 IO function description list

	081	Table	Table 2-4 to function description list						
C	Interface	Pin Name	Direction	Description					
ater		XIN24M	I	Clock input of 24MHz crystal					
RY	Misc	XOUT24M	0	Clock output of 24MHz crystal					
IJRA		NPOR	I P	Chip hardware reset					
We	W.								
	Interface	Pin Name	Direction	Description					

Interface	Pin Name	Direction	Description
	ITAC TCV	т	JTAG interface clock input/SWD interface clock
CW1 DD	JTAG_TCK	1	input
SWJ-DP	ITAC TMC O	7.10	JTAG interface TMS input/SWD interface data
	JTAG_TMS	I/O	out
	.10		C .10\(\)

	Interface	Pin Name	Direction	Description
		SDMMC0_CLK	0	sdmmc card clock
	SD/MMC	SDMMC0_CMD	I/O	sdmmc card command output and reponse input
	Host	SDMMC0_D[i]	I/O	sdmmc card data input and output
۵,	Controller	(<i>i</i> =0~3)	1/0	summe card data input and output
INIPATIRKAN PK		SDMMC0_DETN	I	sdmmc card detect signal, 0 represents presence of card
PK				R
O.P.	Interface	Pin Name	Direction	Description
MUK		SDMMC1_CLK	ONTH	sdio card clock
	SDIO Host	SDMMC1_CMD	I/O	sdio card command output and reponse input
			1	

Interface	Pin Name	Direction	Description			
	SDMMC1_CLK <	II ONTH	sdio card clock			
SDIO Host	SDMMC1_CMD	I/O	sdio card command output and reponse input			
Controller	SDMMC1_D[<i>i</i>] (<i>i</i> =0~3)	I/O	sdio card data input and output			

Interface	Pin Name	Direction	Description
	EMMC_CLKOUT	0	emmc card clock
еММС	EMMC_CMD	I/O	emmc card command output and reponse input
Interface	EMMC_D[<i>i</i>] (<i>i</i> =0~7)	I/O	emmc card data input and output

Interface	Pin Name	Direction	Description
320	CLKP	0	Active-high clock signal to the memory device.
	CLKN	0	Active-low clock signal to the memory device.
DDR	CKE	0	Active-high clock enable signal to the memory device
Interface	CSNi (i=0,1)	0.08	Active-low chip select signal to the memory
	CSW (1-0,1)	alli	device. AThere are two chip select.
	RASN	0	Active-low row address strobe to the memory
	KASN	U	device.

		MIROL		akirot
<u>RK33</u>	328 Datas	sheet		Rev
	Interface	Pin Name	Direction	Description
	2011	CASN	0	Active-low column address strobe to the memory device.
NURAT RYAN RYC	28 AND 10	WEN	0	Active-low write enable strobe to the memory device.
at ?		BAi(i=0,1,2)	0	Bank address signal to the memory device.
Ak.		Ai(i=0~15)	0	Address signal to the memory device.
ext		DQi(i=0~31)	I/O	Bidirectional data line to the memory device.
		DQS[i]_P	1/0	Active-high bidirectional data strobes to the
NIR'		(i=0~3)	1/0	memory device.
H.		DQS[i]_N	I/O	Active-low bidirectional data strobes to the
		(i=0~3)	1/0	memory device.
		DMi(i=0~3)	0	Active-low data mask signal to the memory
		DMI(1=0~3)	0	device.
		ODTi(i=0,1)	0	On-Die Termination output signal for two chip
		0011(1-0,1)	U	select.
		RESETN	0	DDR3 reset signal to the memory device

Interface	Pin Name	Direction	Description
20/v	CARD_CLK	0	Smart card clock output
cm/cd	CARD_RST	0	Smart card reset output
SIM Card	CARD_IO	I/O	Smart card data
35"	CARD_DET	0	Smart card detect input

	SIM Card	CARD_IO	I/O	Smart card data
10	,5°	CARD_DET	0	Smart card detect input
76,			0	20 74.
RYAM	Interface	Pin Name	Direction	Description
1 IK		TSP_CLK	I/O	TSI reference clock
NIRATI		TSP_D[i]	PIRE	TSI data(i=0~7)
Alex .	TSP	(i=0~7)	· · · · · · · · · · · · · · · · · · ·	151 data(1=0~7)
	Interface	TSP_SYNC	I	TSI synchronizer signal
		TSP_VALID	I	TSI valid signal
		TSP_FAIL	I	TSI fail signal

	Interface	Pin Name	Direction	Description
		I2S1_MCLK	0	I2S/PCM clock source
		I2S1_SCLK	I/O	I2S/PCM serial clock
	I2S1/PCM Controller	12S1_LRCKRX	I/O	I2S/PCM left & right channel signal for receiving serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode
, ci		I2S1_LRCKTX	I/O	I2S/PCM left & right channel signal for transmitting serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode
24.		I2S1_SDI	I	I2S/PCM serial data input
(at)		I2S1_SDO	0	I2S/PCM serial data output
MIRATIRKAN RYC		I2S1_SDIO <i>i</i> (<i>i</i> =1~3)	I/O	Configurable I2S/PCM serial data input / output
,RA			,25	<u> </u>
W,	Interface	Pin Name	Direction	Description
		I2S2_MCLK	0	I2S/PCM clock source

Interface	Pin Name	Direction	Description
	I2S2_MCLK	0	I2S/PCM clock source
	I2S2_SCLK	I/O	I2S/PCM serial clock

		WIROL		HIROL
<i>RK33</i>	328 Datas	sheet		Rev
	Interface	Pin Name	Direction	Description
	all Police	I2S2_LRCKRX	I/O	I2S/PCM left & right channel signal for receiving serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode
A.C.	I2S2/PCM Controller	I2S2_LRCKTX	I/O	I2S/PCM left & right channel signal for transmitting serial data, synchronous left & right channel in I2S mode and the beginning of a group of left & right channels in PCM mode
Ak.		I2S2_SDI	I	I2S/PCM serial data input
NIRATIRKAN RIKE		I2S2_SDO	0	I2S/PCM serial data output
a River			7	
MIK	Interface	Pin Name	Direction	Description
4.	SPDIF	SPDIF_TX	0	SPDIF biphase data ouput

Interface	Pin Name	Direction	Description
SPDIF	SPDIF TX	0	SPDIF biphase data ouput
transmitter	SPDIF_IX	0	SPDIF DIPHASE data ouput

Interface	Pin Name	Direction	Description
PDM	PDM_CLK	0	PDM sampling clock
interface	PDM_SDI[<i>i</i>] (<i>i</i> =0~3)	I	PDM data
	2		

	Interface	Pin Name	Direction	Description
, ch	-IDRO	SPI_CLK	I/O	SPI serial clock
	SPI Controller	SPI_CSN[<i>i</i>](<i>i</i> =0,1)	I/O	SPI chip select signal,low active
. EXPLIPIT.		SPI_TXD	0	SPI serial data output
		SPI_RXD	IT,	SPI serial data input
A			J 1	
MIRATI	Interface	Pin Name	Direction	Description
M.		PWM0	0/4	Pulse Width Modulation output
		DWM1	0	Pulse Width Modulation output

Interface	Pin Name	Direction	Description	
PWM0		0/4	Pulse Width Modulation output	
DMAM	PWM1	0	Pulse Width Modulation output	
PWM	PWM2	0	Pulse Width Modulation output	
	pWM3	0	Pulse Width Modulation output	

Interface	Pin Name	Direction	Description
I2C	I2C[<i>i</i>]_SDA (<i>i</i> =0,1,3)	I/O	I2C0 data
2010	I2C[<i>i</i>]_SCL (<i>i</i> =0,1,3)	I/O	I2C0 clock
MD.			

	4			5
	Interface	Pin Name	Direction	Description
(0)	UART	UART[i]_RX	т	UARTO serial data input
JR1		(<i>i</i> =0,1,2)	1	OARTO Serial data Input
CXA!		UART[i]_TX	0	UARTO serial data output
1/K		(<i>i</i> =0,1,2)		
IRA.			, P	
END.			M	

Copyright 2017 @Fuzhou Rockchip Electronics Co., Ltd.

34 -

D.//05		MIROL		ONTROL
<u>RK33</u>	328 Datas	sneet		Rev Rev
	Interface	Pin Name	Direction	Description
		GMAC_CLK	1/0	RGMII/RMII REC_CLK output or GMAC external
	OSO.	GMAC_CLK	I/O	clock input
	ATIV	GMAC_TXCLK	0	Clock for transmission
	S78 ANTROIL	GMAC_RXCLK	I	Clock for receive
T _C		GMAC_MDC	0	GMAC management interface clock
all the same of th		GMAC_MDIO	I/O	GMAC management interface data
,2X		$GMAC_TXD[i](i=0~3)$	0	GMAC TX data
and it		$GMAC_RXD[i](i=0~3)$	I	GMAC RX data
WIE.		GMAC_TXEN	ONIF	GMAC TX data enable
<i>B</i> .		GMAC_RXER	I	GMAC RX error signal
		GMAC_RXDV	0	GMAC RX enable
		GMAC_CRS	I	PHY CRS signal
		GMAC_MDIO	I/O	PHY MDC data line
		GMAC_MDC	0	PHY MDC control

		OF,			
	Interface	Pin Name	Direction	Description	
		FEPHY_TXN	I/O	Transmit data - Negative	
	-(0	FEPHY_TXP	I/O	Transmit data - Positive	
	05-01.	FEPHY_RXP	I/O	Receive data - Positive	
	E DUV	FEPHY_RXN	I/O	Receive data - Negative	
	FE PHY	FEPHY_EXTRES	I/O	Connection to reference resistor	
A CONTRACTOR OF THE PROPERTY O		FEPHY_LED_LINK	0	PHY link status	
at h		FEPHY_LED_DATA	0 0	PHY data transceiver status	
NIRATIRKAN RY		FEPHY_LED_SPEED10	07	PHY speed status	
	AT AT				
NP'	Interface	Pin Name	Direction	Description	
		OTC and HOST	· M	Port 0 supports OTG	
		OTG and HOST		Port 1 supports HOST only	

		2			
Interface	Pin Name	Direction	Description		
	OTC and HOCT	· W	Port 0 supports OTG		
	OTG and HOST		Port 1 supports HOST only		
	USB[i]_DP	I/O	LISB 2 0 Data signal DD		
	(<i>i</i> =0~1)	1/0	USB 2.0 Data signal DP		
USB 2.0	USB[i]_DM	I/O	USB 2.0 Data signal DM		
	(i=0~1)	1/0	03b 2.0 Data signal DM		
	USB20 EXTR	0	Connect 133 ohm resistor to ground to		
	U3BZU_LXTK	O	generate reference current		
_(C	USB20_VBUS	I	OTG detect		
	1	I			

	RO.	1	Į.	20,
	Interface	Pin Name	Direction	Description
	30,	USB30_TXP	1/0	USB 3.0 transmission signal DP/DM
100	USB 3.0	USB30_TXN	I/O	USB 3.0 transmission signal DP/DM
AL.		USB30_RXP	I/O	LISP 2.0 receive cignal DP/DM
, RY		USB30_RXN		USB 3.0 receive signal DP/DM
.QAT		USB30_DP	I/O	USB 2.0 Data signal DP in USB 3.0 port
When		USB30_DM	I/O/	USB 2.0 Data signal DM in USB 3.0 port
		USB30_VBUS	I	OTG detect

<i>RK33</i>	328 Datas	sheet		Rev
	Interface	Pin Name	Direction	Description
	OROIL OR	USB30_EXTR	0	Connect 2.0k ohm resistor to ground to generate reference current
	· H			171

	Interface	Pin Name	Direction	Description
MIRATIRYAMERS	2,	HDMI_EXTR	0	Connect 2.0k ohm resistor to ground to generate reference current
		HDMI_CEC	I/O	HDMI CEC
. extr		HDMI_SCL	0	HDMI I2C clock
		HDMI_SDA	I/O	HDMI I2C data line
IRA	HDMI	HDMI_HPD	I/O	HDMI hot plug detect signal
W		HDMI_TX0N	OM	TMDS channel 0 negative data line
		HDMI_TX0P	0	TMDS channel 0 positive data line
		HDMI_TX1N	0	TMDS channel 1 negative data line
		HDMI_TX1P	0	TMDS channel 1 positive data line
		HDMI_TX2N	0	TMDS channel 2 negative data line
		HDMI_TX2P	0	TMDS channel 2 positive data line
		HDMI_TX3N	0	TMDS negative clock line
		HDMI_TX3P	0	TMDS positive clock line

Interface	Pin Name	Direction	Description
Audio	CODEC_VCM	I	Reference voltage input
	CODEC_AOL	0	Left channel output
CODEC	CODEC_AOR	0	Right channel output
5*			A 133

	Addio	CODEC_AOL	0	Left channel output
	GODEC	CODEC_AOR	0	Right channel output
70	5*			A Library
2Pr	Interface	Pin Name	Direction	Description
MIRATIRKANAK	Video DAC	VDAC_IREF	I/O	Reference current. Output current when using External Reference Resistor or Input Reference Current when using external current source
,RA'		VDAC_IOUT	PO P	Positive output
RT RK	328 AMDROIL	VDAC_IOUT NILIPAN NAPOCAONIPOLI N		TIRKAN RK3328 ANDROID 12 PCKONIROL. 2
MIRATIR			MIRE	
		zhou Rockchip Electro		n.

Copyright 2017 @Fuzhou Rockchip Electronics Co., Ltd.

36 -

	28 Datasheet		ONTROL
RK332	28 Datasheet		Rev 1.1
,	7 1 7 15 1		,
The follo	owing list shows IO type except DE	OR TO and all of Power/Ground 2-5 IO Type List	d 10.
Type	Diagram	Description	Pin Name
A	EPAIN DESCRIPTION OF THE PAIN	Crystal Oscillator with high enable	XIN24M/XOUT24M
В	100 100	Tri-state output pad with input, which pull-up/pull-down, slew rate and drive strength is configurable	Pad of digital GPIO
AM RX 33	8 ANDROID 12 PC KONTROL 2	strength is configurable REAL PRINTER AND POLICE AND P	PC KONTROL 2
	2		ŋ,

RK3328 Datasheet Rev 1.1

Chapter 3 Electrical Specification

3.1 Absolute Ratings

The below table provides the absolute ratings.

Absolute maximum ratings specify the values beyond which the device may be damaged permanently. Long-term exposure to absolute maximum ratings conditions may affect device reliability.

Absolute minimum ratings specify the values beyond which the device may be damaged permanently. Long-term exposure to absolute minimum ratings conditions may affect device reliability.

Unit **Parameters Related Power Group** Min Max Supply voltage for CPU VDD CORE -0.4 1.48 ٧ VDD LOGIC Supply voltage for GPU and core logic -0.4 1.26 ٧ 1.0V supply voltage -0.4 1.19 ٧ 1.8V supply voltage 20.4 2.18 V 3.3V supply voltage -0.4 3.99 V Supply voltage for DDR IO -0.4 1.79 ٧ Tstg Storage Temperature 125 °C Max Conjunction Temperature 125 °C Τ'n

Table 3-1 Absolute ratings

3.2 Recommended Operating Condition

Following table describes the recommended operating condition.

Table 3-2 Recommended operating condition

Parameters	Symbol	Min	Тур	Max	Unit
Voltage for CPU	VDD_CORE	0.95	1.00	1.35	V
Voltage for GPU and core logic	VDD_LOGIC	0.90	1.00	1.15	٧
Digital GPIO Power (1.8V only)	VCCIO_PMU, VCCIO1	3.00	3.30	3.63	>
Digital GPIO Power (3.3V/1.8V)	VCCIO2, VCCIO3, VCCIO4	3.00	3.30	3.63	V
Digital GPIO Power (3.39/1.89)	VCCIO5, VCCIO6	1.62	1.8	1.98	V
DDR3 IO power	DDR_VDD	1.425	1,50	1.575	٧
DDR3L IO Power	DDR_VDD	1.283	1.35	1.417	V
LPDDR3 IO Power	DDR_VDD	1.14	1.2	1.3	V
DDR4 IO Power	DDR_VDD	1,14	1.2	1.3	V
ACODEC Analog Power	CODEC_AVDD_1V8	1.62	1.8	1.98	V
VDAC Analog Power	VDAC_AVDD_1V8	1.62	1.8	1.98	V
HDMI Analog Power (1.0V)	HDMI_AVDD_1V0	0.9	1.0	1.1	V
HDMI Analog Power (1.8V)	HDMI_AVDD_1V8	1.62	1.8	1.98	٧
PLL Digital Power	PLL_DVDD_1V0	0.9	1.0	1.1	٧
PLL Analog Power	PLL_AVDD_1V8	1.62	1.8	1.98	٧
FEPHY Analog Power (1.0V)	FEPHY_AVDD_1V0	0.9	1.0	1.1	V
FEPHY Analog Power (1.8V)	FEPHY_AVDD_1V8	1.62	1.8	1.98	V

<u>R</u>	K3328 Datasheet			£	OKITY RE	ev 1.1
	Parameters	Symbol	Min	Тур	Max	Unit
	USB 2.0 digital logic Power	USB20_DVDD_1V0	0.90	1.00	1.10	V
	USB 2.0 OTG/Host Analog Power (1.8V)	USB20_AVDD_1V8	1.62	1.8	1.98	V
	USB 2.0 OTG/Host Analog Power (3.3V)	USB20_AVDD_3V3	3.069	3.3	3.63	V
	USB 3.0 digital logic Power	USB30_DVDD_1V0	0.90	1.00	1.10	V
	USB 3.0 OTG/Host Analog Power (1.8V)	USB30_AVDD_1V8	1.62	1.8	1.98	V
2	USB 3.0 OTG/Host Analog Power (3.3V)	USB30_AVDD_3V3	3.069	3.3	3.63	V
18X1	OSC input clock frequency	,RK	N/A	24	N/A	MHz
	Max CPU frequency of A53	A			1.4	GHz
RYA	Max GPU frequency	Wik.			500	MHz
	Ambient Operating Temperature	T _A	0	25	80	°C

Notes:

3.3 DC Characteristics

Table 3-3 DC Characteristics

				_()		
	Parameters	Symbol	Min	Тур	Max	Unit
	Input Low Voltage	Vil	-0.3	0 5	3.3x0.3	V
-(Input High Voltage	Vih	3.3x0.7	3.3	3.3+0.3	V
	Output Low Voltage	Vol	-0.3	NA	NA	٧
Digital GPIO	Output High Voltage	Voh	NA SP	NA	3.6	>
@3.3V	Threshold Point	Vtr+	1.53	1.46	1.43	٧
RYS	Threshold Politic	Vtr-	1.19	1.12	1.05	>
27	Pullup Resistor	Rpu	33.7	58	101.5	Kohm
	Pulldown Resistor	Rpd	34.2	60.1	109.3	Kohm
	Input Low Voltage	Vil RA	-0.3	0	1.8x0.3	V
	Input High Voltage	Vih	1.8x0.7	1.8	1.8 + 0.3	V
	Output Low Voltage	Vol	-0.3	NA	NA	V
	Output High Voltage	Voh	NA	NA	1.8+0.3	V
	Threshold Point	Vtr+	1.23	1.12	1.03	V
Disital CDIO	Threshold Point	Vtr-	0.91	0.82	0.73	V
Digital GPIO @1.8V	Pullup Resistor	Rpu	35	62.9	120	Kohm
@1.8V	Pulldown Resistor	Rpd	35.1	61	113.9	Kohm
	Input Low Voltage	Vildq(DC)	TBD	•	Vref-0.10	٧
	Output High Voltage	Voh(DC)	-	- 2	0.9VDDQ	٧
			(0.1+0.9Ron/(OIL		
ADP.	Output Low Voltage	Vol(DC)	Rtt+Ron))*VD	5× -	-	V
28 Piles			DQ g			

Symbol name is same as the pin name in the io descriptions

1	RK3328 Dat	asheet				10 Rei	v 1.1
_		1280			N	, , , , , , , , , , , , , , , , , , ,	
		Parameters	Symbol	Min	Тур	Max	Unit
	28 ANDT	Input High Voltage	Vih_ddr	VREF + 0.10	NA	DDR_VDD+0.	V
	المي المي	Input Low Voltage	Vil_ddr	-0.4	NA	VREF - 0.10	V
	DDR IO	Output High Voltage	Voh_ddr	0.9xDDR_VDD	NA	N/A	V
RY	@DDR3 mode	Output Low Voltage	Vol_ddr	N/A	NA	0.1*DDR_VDD	V
K.		Input termination		100	120	140	
		resistance(ODT) to	Rtt P	54	60	66	Ohm
		VDDIO_DDRi/2 (i=0~6)	M	36	40	44	
		Input High Voltage	Vih_ddr	VREF + 0.13	NA	DDR_VDD	V
	DDR IO @	Input Low Voltage	Vil_ddr	0	NA	VREF - 0.13	٧
	LPDDR3 mode	Output High Voltage	Voh_ddr	NA	NA	0.9*DDR_VDD	V
		Output Low Voltage	Vol_ddr	0.1*DDR_VDD	NA	NA	V
		Input High Voltage	Vihdq(DC)	Vref+0.10	C.	TBD	V
		Input Low Voltage	Vildq(DC)	TBD	80	Vref-0.10	V
	DDR IO	Output High Voltage	Voh(DC)		9 - J	0.9VDDQ	V
	@DDR4 mode	Output Low Voltage	Vol(DC)	(0.1+0.9Ron/(Rtt+Ron))*VD DQ	DROID DROID	-	V

	P.			DQ N			
	313370			102 338			
	44	Parameters	Symbol	Min	Тур	Max	Unit
RATIRY	<i>?</i> `	Single-ended standby voltage	Voff	γ ^α	vddtmds±10		mV
5/2			Vswing	400		600	mV
		Single-ended output swing voltage	Vswing_da ta	400		600	mV
		RT=50Ω	Vswing_clo ck	400		600	mV
		201				0/	mV
	HDMI	Single-ended output high voltage	Vh	avddtmds-400		avddtmds+1	mV
			Vh_data	avddtmds-400	228	avddtmds+1 0	mV
	NDR(Vh_clock	avddtmds-400	DROIL	avddtmds+1 0	mV
	08/2			08/2			mV
	RYAM RYSS28 AMDRS	Circle and advantage law	VI	avddtmds- 1000		avddtmds- 400	mV
1 PX		Single-ended output low voltage	VI_data	avddtmds- 1000		avddtmds- 400	mV
<i>b</i> .			VI_clock	avddtmds- 1000		avddtmds- 400	mV

Copyright 2017 @Fuzhou Rockchip Electronics Co., Ltd.

240 -

RK3328 Datasheet

Rev 1.1

Parameters	Symbol	Min	Тур	Max	Unit
Differential source	Rterm	75		150	0
termination load	Reciti	75	20	150	75

3.4 Electrical Characteristics for General IO

Table 3-4 Electrical Characteristics for Digital General IO

P	Parameters	Symbol	Test condition	Min	Тур	Max	Unit
	Input leakage current	Ii	Vin = 3.3V or 0V	NA	NA	10	uA
	Tri-state output leakage current	Ioz 📶	Vout = 3.3V or 0V	NA	NA	10	uA
Digital	High level input		Vin = 3.3V, pulldown disabled	NA	NA	10	uA
GPIO @3.3V	current	Iih	Vin = 3.3V, pulldown enabled	NA	NA	106.4) uA
	Low level input	Iil	Vin = 0V, pullup disabled	NA) NA	1 0	uA
	current	111	Vin = 0V, pullup enabled	NA	NA	107.8	uA
OR'	Input leakage current	Ii	Vin = 1.8V or 0V	NA	NA	10	uA
3328 AME	Tri-state output leakage current	Ioz	Vout = 1.8V or 0V	NA	NA	10	uA
Digital	High level input	Iih	Vin = 1.8V, pulldown disabled	NA	NA	10	uA
GPIO @1.8V	current	2XAT	Vin = 1.8V, pulldown enabled	NA	NA	61.3	uA
	Low level input	Low level input		NA	NA	10	uA
	current	111	Vin = 0V, pullup enabled	NA	NA	61.4	uA

3.5 Electrical Characteristics for PLL

Table 3-5 Electrical Characteristics for PLL

	Parameters	Symbol	Test condition	Min	Тур	Max	Unit
	Input clock	F _{in}	Fin = FREF	1		800	MHz
	frequency(Int)	i in	@3.3V/1.1V	P).	800	11112
7	Input clock	Fin	Fin = FREF	10		800	MHz
200	frequency(Frac)	Γin	@3.3V/1.1V	2° 10		800	MILZ
B	VCO operating range	F _{vco}	Fvco = Fref * FBDIV	800		3200	MHz
PLL	vco operating range	Γvco	@3.3V/1.1V	800		3200	1411 12
	Output clock frequency	Fout	Fout = Fvco/POSTDIV	16		3200	MHz
	Output clock frequency	Fout	@3.3V/1.1V	10		3200	1411 12
			@ 3.3V/1.1V,				Input
	Lock time	T_{lt}	FREF=24M,REFDIV=1		250	500	clock
							cycles

<u>RK332</u>	28 Datasheet	•				C to	Rev
	Parameters	Symbol	Test condition	Min	Тур	Max	Unit
			Fvco = 1000MHz,		-1D		
	VDDHV current		@3.3V	R),),	1.2	4
	consumption		Current scale as	WID.	1.0	1.2	mA
o ^c	20		(Fvco/1GHz) ^{1.5}	28			
350	VDD Current		VDD 1.1V		1.2	1.50	0 /0411=
Notes:	consumption		VDD =1.1V		1.3	1.56	uA/MHz
.ext	Power consumption		PD=HIGH, @27 ℃		12		
	(power-down mode)		PD=HIGH, @27 C		13		uA
Notes:			W.				
	REFDIV is the input divid	er value;	Me				
2	FBDIV is the feedback div	vider value	;				

- REFDIV is the input divider value;
- 2 FBDIV is the feedback divider value;
- POSTDIV is the output divider value 3

RKAN 202AIDS - RK-3328 ANDROID 12 PC KONTROL 2

RKAN 2012AIDS - RK-3328 ANDROID 12 PC KONTROL 2

RKAN 2012AIDS - RK-3328 ANDROID 12 PC KONTROL 2

RKAN 2012AIDS - RK-3328 ANDROID 12 PC KONTROL 2

RKAN 2012AIDS - RK-3328 ANDROID 12 PC KONTROL 2

RKAN 2012AIDS - RK-3328 ANDROID 12 PC KONTROL 2

RKAN 2012AIDS - RK-3328 ANDROID 12 PC KONTROL 2

RKAN 2012AIDS - RK-3328 ANDROID 12 PC KONTROL 2

RKAN 2012AIDS - RK-3328 ANDROID 12 PC KONTROL 2

RKAN 2012AIDS - RK-3328 ANDROID 12 PC KONTROL 2

RKAN 2012AIDS - RK-3328 ANDROID 12 PC KONTROL 2

RK-1012AIDS - RK-1012AID International Property of the State of the S MURAT IRAN ROSSE ANDROID 12 REVOITED L. 2 MIRATIRKAN RK3328 ANDROID 12 PCKONIROL 2

Copyright 2017 @Fuzhou Rockchip Electronics Co., Ltd.

RK3328 Datasheet Rev 1.1

3.6 Electrical Characteristics for USB 2.0 Interface

Table 3-6 Electrical Characteristics for USB 2.0 Interface

Parameters	Symbol	Test condition	Min	Тур	Max	Unit	
200		Transmitter	200				
High input level	VIH	at a	NA	1.0	NA	V	
Low input level	VIL		NA	0	NA	V	
Output resistance	ROUT	Classic mode (Vout = 0 or 3.3V)	40.5	45	49.5	ohms	
Output resistance	KOOT	HS mode (Vout = 0 to 800mV)	40.5	45	49.5	ohms	
Output Capacitance	COUT	seen from D+ or D-			3	pF	
Output Common Mode	VM 9.	Classic (LS/FS) mode	1.45	1.65	1.85	V	
Voltage	VIII	HS mode	0.175	0.2	0.225	v	
Differential output	18	Classic (LS/FS); Io=0mA	2.97	3.3	3.63	V V	
Differential output signal high	VOH	Classic (LS/FS); Io=6mA	2.2	0.3	NA	V	
Signal High		HS mode; Io=0mA	360	400	440	mV	
Differential output	VOL	Classic (LS/FS); Io=0mA	-0.33	0 0	0.33	V	
signal low		Classic (LS/FS); Io=6mA	NA	0.3	0.8	V	
Signal low		HS mode; Io=0mA	-40	% 0	40	mV	
CKL.		Receiver	CAR				
3	DOENIC	Classic mode	65	+-250		mV	
Receiver sensitivity	RSENS	HS mode		+-25		mV	
		Classic mode	0.8	1.65	2.5	V	
Receiver common mode	RCM	HS mode (differential and squelch comparator)	0.1	0.2	0.3	V	
	Q.P	HS mode (disconnect comparator)	0.5	0.6	0.7	V	
Input capacitance (seen	W.		NA	NA	3	pF	
at D+ or D-)	7		11/7	14/1	,	Q.	
Squelch threshold	-0/		100	112	150	mV	
Disconnect threshold	12		570	590	625	mV	
High output level	VOH		NA	3.3	NA	V	
Low output level	VOL		NA	0	NA	V	

3.7 Electrical Characteristics for USB 3.0 Interface

Table 3-7 Electrical Characteristics for USB 3.0 Interface

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
		Transmitter	7			
Differential input high voltage	VIH	IRA	+150			mV
Differential input low voltage	VIL	.QA			-150	mV
Absolute maximum input voltage	VMAX	M),			+1.15	V
Absolute minimum input voltage	VMIN		-0.3			V

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
DC input differential termination			80	RO.	110	ohms
Duty Cycle	Duty Cycle		45	SAM	55	%
Clock source output DC impedance	ZC-DC		40		60	ohms
Absolute single ended crossing point voltage	VCROSS	KI PK	+250		+550	mV

3.8 Electrical Characteristics for DDR IO

Table 3-8 Electrical Characteristics for DDR IO

Par	rameters	Symbol	Test condition	Min	Тур	Max	Unit
DDR IO @DDR3 mode	Input leakage current, SSTL mode, unterminated		@ 1.5V , 125℃	NA)	04	ON!	uA
DDR IO @DDR3L mode	Input leakage current		@ 1.35V,	NA	0	NA	nA
DDR IO @LPDDR2/LPDDR3 mode	Input leakage current	O A/S	@ 1.2V ,	NA	0	0.49	nA
DDR IO @DDR4 mode	Input leakage current	72014	@ 1.2V , 125℃	-5	0	+5	uA

3.9 Electrical Characteristics for HDMI

Table 3-9 Electrical Characteristics for HDMI

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Trise and Tfall	20/			<200		ps
Frequency Tolerance,				-300 ~300	POKIL	ppm
Clock duty cycle			40%		60%	
Power consumption		1080p		60		mA
Power consumption		2160p		100		mA

3.10 Electrical Characteristics for VDAC

Table 3-10 Electrical Characteristics for VDAC

Parameters	Symbol	Test condition	4 ^M Min	Тур	Max	Unit
High voltage analog	IAVDD	Ifs=34mA		39		mA
current consumption	IAVDD	113-3-1114		39		ША

RK3	328 Datasheet	KROV /				KONIRO	Rev 1
	Parameters	Symbol	Test condition	Min	Тур	Max	Unit
	Digital current consumption	IVDD	Fs=100MHz		0.1		mA
at the state of th	Current consumption in power down, analog	IAVDD		(C)	10		uA
KANK	Current consumption in power down, digital	IVDD	.0	TA NA	1		uA

MIRATIRKANRY 3.11 Electrical Characteristics for TSADC

Table 3-11 Electrical Characteristics for TSADC

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Temperature Resolution	Y			5		.€ე
Temperature Range			-10		120	% ℃
Analog power	IAVDD	Fs= 50KS/s		190	40,	uA
Digital power	IVDD	Fs= 50KS/s	8	10	,0	uA
Clock Frequency	Fclk	Fclk	Bir	D	50	KHz
Power Down Current from Analog Power Down Current from Digital	IAVDD	Power down	JDR.	1		uA
Power Down Current from Digital	IVDD	Power down	8 P.	1		uA
	D'	H.				

Copyright 2017 @Fuzhou Rockchip Electronics Co., Ltd.

RK3328 Datasheet		0)
Chapter 4 Thermal Management	•	2/2/	
4.1 Overview		MDROID 12 PG	
	olute mavimi	m junction to	mneratur
be below 125°C.	Juce maxime	in junction te	imperatur
E PE	at Ri		
4.2 Package Thermal Characteri	stics		
Table 4-1 provides the thermal resistance chara	cteristics for	the package	used on th
The resulting simulation data for reference only	, piease prev		ot.
Table 4-1 Thermal Resis	tance Character	ristics	
Parameter	Symbol	Typical	Unit
Junction-to-ambient thermal resistance	θ_{JA}	19.0	(°C/W)
Junction-to-board thermal resistance	θ_{JB}	11.6	(°C /W)
Junction-to-case thermal resistance	Ојс	3/3	(C/W)
RYAL 2	2AlOS 1332	8 AMV	
AND AND AND AND AND AND AND AND AND AND	SAIDS 133E	SAM	KONTROL
For reliability and operability concerns, the absorbe below 125°C. 4.2 Package Thermal Characteric Table 4-1 provides the thermal resistance characteric Table 4-1 provides the thermal resistance only Table 4-1 Thermal Resis Parameter Junction-to-ambient thermal resistance Junction-to-board thermal resistance Junction-to-case thermal resistance Note: The testing PCB is 4 layers, 95mmx95mm 25°C.	SAIDS 1332 IRVANTRISSE	SAMIROID 12 PO	J. KONIROV