

# NVIDIA RTX3070

03/13/2024 04:11 PM

PG142-B00


DP + DP + DP + HDMI/DP

TABLE OF CONTENTS



Page	Description
1	Table of Contents
2	Block Diagram
3	PCI Express
4	PCIe GEN4 RC TERMINATIONS
5	MEMORY: GPU FB_AB
6	MEMORY: FBA[31:0]
7	MEMORY: FBA[63:32]
8	MEMORY: FBB[31:0]
9	MEMORY: FBB[63:32]
10	MEMORY: GPU FB_CD
11	MEMORY: FBC[31:0]
12	MEMORY: FBC[63:32]
13	MEMORY: FBD[31:0]
14	MEMORY: FBD[63:32]
15	GPU PWR & GND 1
16	GPU PWR & GND 2
17	GPU PWR & GND 3 (XVDD)
18	GPU DECOUPLING FBVDDQ
19	GPU DECOUPLING NVVDD
20	GPU DECOUPLING NVVDD
21	IO: IFPAB NC
22	IO: IFPF DP
23	IO: IFPE DP
24	IO: IFPD DP
25	IO: IFPC HDMI/DP


Page	Description
26	MISC1: ROM, XTAL,STRAPS
27	MISC2: JTAG,GPIO,ADC,I2C,FL,STEERO
28	MISC3: RGB
29	PS: 1V8
30	PS: 5V
31	PS: PEXVDD
32	PS: FBVDDQ
33	PS: FBVDDQ PH2
34	PS: NVVDD Controller
35	BLANK PAGE
36	PS: NVVDD PH4, PH6
37	PS: NVVDD PH1, PH3
38	PS: NVVDD PH2, PH5
39	PS: NVVDD PH9
40	PS: NVVDD PH7
41	PS: NVVDD PH10, PH8
42	PS: OVRS_INPUT POWER BALANCE
43	PS: RDT3_12V & 9V3 Switcher
44	PS: INPUTS FILTERING and MONITORING
45	PS: PEX_1V7, PEX_3V3 AND A3V3_AUX
46	PS: STEERING, UPB, HOT UNPLUG
47	SEQ: 5V, 1V8, 3V3_SEQ
48	SEQ: NVVDD, PEX, FBVDDQ ENABLE
49	SEQ: MISC
50	SEQ: VOLTAGE MONITOR

Page	Description
51	FAN & LED
52	PS:OVRM_PWR_SENSE
53	MECH
54	PTC





POWER SUPPLY

























































## RTX3070 8GB GPU GÜÇ VE ASE BAĞLANTILARI










FBVDDQ

UNDER GPU: 24x 0402 1uF; 8x 0603 10uF

Partition A



Partition B



Partition C



Partition D



UNDER GPU

FBVDDQ

5x 0603 10uF; 9X 0603 22uF


5x 10uF






9x 22uF



CLOSE TO GPU




UNDER GPU




UNDER GPU








<https://t.me/schematics4laptop>











Del NV LED

WHITE DRIVE

LOGO LED WHITE

LOGO LED RED

RED DRIVE

GREEN DRIVE


BLUE DRIVE


ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS: THE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY  
PAGE DETAIL

-ASSEMBLY DESCRIPTION-  
MISC3: RGB

<b>GIGABYTE</b>			
Title Page28: RGB			
Size	Document Number		Rev
Custom	GV-N3070AORUS M-8GD		1.0
Date:	Tuesday, July 21, 2020	Sheet 28 of 57	

$$0.6V \cdot (1 + 10K/4.99K) = 1.802V$$





$$0.6V \cdot (1 + 10K/16.9K) = 0.955V$$






L MOS § iQWQ@QUG







BLANK PAGE

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)



## NVVDD PH4(PWM4)





## NVVDD PH6(PWM6)









## NVVDD PH5(PWM5)





NVVDD PH9 (PWM3) change to PH2b (PWM2)




NVVDD PH6b (PWM6b)





NVVDD PH7(PWM7)




NVVDD PH8b (PWM8b)














AND GATE LOGIC					
GPIO1	GPIO29	SWITCH	VOUT	SWITCH	VOUT
0	0	0	12V	0	VOUT = VIN1
0	1	0	12V	1	VOUT = VIN2
1	0	0	12V		
1	1	1	3V3A		
















ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS: THE MATERIALS  
MAINTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS  
ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE PRACTICE, OR INDUSTRY  
STANDARDS.







## BOM Configuration


OPTIONS	PEX3V3_SENSE	PEX3V3_SENSE	OTHER_12V_SENSE
Use Pre-Filter	Pre-Filter	Pre-Filter	Pre-Filter
NO Pre-Filter	Voltage_Monitor	Voltage_Monitor	N/A


Signal	Detection	Function
3V3	INPUT	Sense the 3V3 Voltage from PCIE golden finger
12V	INPUT	Sense the 12V Voltage from PCIE golden finger
PS_VMON_PGOOD	OPEN-DRAIN	Floating(H) once both 3V3 and 12V reach Vth
GO6_FB_EN	INPUT	Indicator for RTD3/GO6 resistance. Use to Mask the VMON_PGOOD
PS_PF_SKIP	INPUT	From INA3221 (VPU) or Pre-filter(SKIP)
PS_PF_BSK	INPUT	From INA3221 (PV) or Pre-filter(BS_OK)




MODE PIN STATUS		MULTIPLEXER OPERATION	
LOW		DEVICE A	
TRI-STATE(FLOATING)		STAND-ALONE	
HIGH		DEVICE B	


ENABLE PIN STATUS		MULTIPLEXER OPERATION	
LOW		FULLY FUNCTIONAL	
TRI-STATE(FLOATING)		LIMITED FUNCTION	
HIGH		STANDBY	








Close to FBVDD MOS



S	Function
0	B0 to A - Server bios
1	B1 to A - Normal BIOS

- ROM\_SI\_R
- ROM\_SO\_R
- ROM\_SCLK\_R

SECOND BIOS





History

Date	Modify
2018.07.21	First version

[https://t.me/schematics\\_laptop](https://t.me/schematics_laptop)