



SCHEMATICS TABLE:

Page	Index	Page	Index
1	Cover Page	25	Reserved
2	Block Diagram	26	USB3.0 Connector/Header
3	GPIO Function/INT# Mapping	27	USB2.0 Connector/Header
4	CPU-PEG/DMI/DDI/EDP	28	Audio ALC662-VD
5	CPU-DDR4	29	Audio Jack/Header
6	CPU-MISC	30	LAN RTL8111E-VC
7	CPU-PWR	31	Reserved
8	CPU-GND	32	ECIO(IT8733E-DX)
9	DDR4-CH.A	33	FAN/Buzzer/PS2/Front Panel
10	DDR4-CH.B	34	LPT/COM/TPM
11	DDR4-VREF	35	SPI ROM
12	HDMI/DVI	36	Strap Pin
13	VGA Bridge(IT6515)	37	DDR4 Sequence
14	VGA	38	XDP
15	PCH-SPI/DMI/PCI-E/USB2.0	39	DC/DC VCC & VCC3
16	PCH-SATA3.0/HDA/SMB/MISC	40	DC/DC VCORE PWM IC
17	PCH-USB3.0/LPC	41	DC/DC VCORE DRIVER IC
18	PCH-CLK	42	DC/DC VCCGT&VSA
19	PCH-PWR	43	DC/DC VCCIO
20	PCH-GND	44	DC/DC VDIMM & DDRVTT
21	M.2 Slot (WLAN)	45	DC/DC 5VDUAL & SEQUENCE
22	PCI Bridge(IT8893)	46	DC/DC V1P0A
23	PCI Slot	47	Power Delivery
24	PCI-E X16/X1 Slot	48	Power Sequence MAP

[illegible][illegible]


HSIO Lane Assignments by SKU (Lanes 15-26)

[illegible]

SKU	15	16	17	18	19	20	21	22	23	24	25	26	RST for PCIe Ports
H110	PCIe/ LAN	PCIe	N/A	LAN Only	SATA*/ LAN	SATA*	SATA	SATA	N/A	N/A	N/A	N/A	
B150	PCIe/LAN SATA*	PCIe/ SATA*	PCIe	PCIe/ LAN	SATA*/ LAN	SATA*	SATA	SATA	SATA	SATA	N/A	N/A	
Q150	PCIe/LAN SATA	PCIe/ SATA	PCIe	PCIe/ LAN	PCIe/LAN SATA	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	N/A	N/A	
H170	PCIe/LAN SATA	PCIe/ SATA	PCIe	PCIe/ LAN	PCIe/LAN SATA	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe	PCIe	
Z170	PCIe/LAN SATA	PCIe/ SATA	PCIe	PCIe/ LAN	PCIe/LAN SATA	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe	PCIe	
Q170	PCIe/LAN SATA	PCIe/ SATA	PCIe	PCIe/ LAN	PCIe/LAN SATA	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe	PCIe	

INTEL LGA1151 PLATFORM-ANAKART

Skylake-S Desktop Platform



PCB SIZE

244*244*1.6mm
4 Layers

PCB STACK:
L1:TOP
L2:PWR
L3:GND
L4:BOTTOM

Elitegroup Computer Systems			
Title Block Diagram			
Size	Document Number	Rev	
Custom	H11H4-AM	V1.1	
Date	Tuesday, December 01, 2015	Sheet	2 of 48

PCH-GPIO function

Data:2014/10/02

Pin Name	Power Well	Usage	Default Status	Boot Set(BIOS Check)
GPP_A11	3VSB	PME_L	PME#	PME#
GPP_G13	VCC3	HDPANEL_DETECT	GPI	GPI
GPP_G14	VCC3	on-board TPM detect	GPI	GPI
GPP_E7	VCC3	THERMAL_SD	GPI	GPI
GPP_B3	3VSB	BT_DIS_L	GPI	GPO-->Hi
GPP_H15	3VSB	for ACER reserve	GPI	GPI
GPP_H14	3VSB	for ACER reserve	GPI	GPI
GPP_E9	3VSB	BIOS WP Jumper	GPI	GPI
GPP_F16	3VSB	USB_EN	GPI	GPO-->Hi
GPP_F17	3VSB	LPC_PME_L	GPI	GPI
GPP_E0	VCC3	OBR	GPI	GPI
GPD11	DSW	LAN_DIS_L	LANPHYPC	LANPHYPC
GPD9	DSW	PCH_RI_L	SLP_WLAN#	GPI
GPD10	DSW	ME Disable	SLP_S5#	GPO-->Low
GPD0	DSW	RLAN_PWR_EN	BATLOW#	GPO-->Hi
GPP_F22	VCC3	PCH_GPP_F22	GPI	PCH_GPP_F22
GPP_G22	VCC3	TP_VGA	GPI	TP_VGA
GPP_B6	VCC3	CLK_REQ1_M.2_WLAN_L	GPI	CLK_REQ1_M.2_WLAN_L
GPP_B17	3VSB	M.2_DIS_L_R	GPI	M.2_DIS_L_R

SIO-GPIO function

Data:2013/10/01


Pin Name	Power Well	Usage	Default SET
----------	------------	-------	-------------

Interrupt mapping

Data:2014/11/10

Function	INT# port	PCIe*1 port	Device
----------	-----------	-------------	--------


INTEL LGA1151 SOKET PLATFORM




DP to VGA


DVI

HDMI




INTEL LGA1151 SOCKET PLATFORM






CFG[0:15] Configuration note


- CFG[0]:** Still valid, assumes after "CPU PL" (0) and "CPU" (1) are set.
- CFG[1]:** Reserved configuration item.
- CFG[2]:** PCI Express® Static s1E Lane Numbering Raw Sel.
- CFG[3]:** Reserved configuration item.
- CFG[4]:** Reserved configuration item.
- CFG[5]:** PCI Express® BP Enable.
- CFG[6]:** Reserved configuration item.
- CFG[7]:** Reserved configuration item.
- CFG[8]:** Reserved configuration item.
- CFG[9]:** Reserved configuration item.
- CFG[10]:** Reserved configuration item.
- CFG[11]:** Reserved configuration item.
- CFG[12]:** Reserved configuration item.
- CFG[13]:** Reserved configuration item.
- CFG[14]:** Reserved configuration item.
- CFG[15]:** Reserved configuration item.




Asynchronous & Sideband Signal




Processor Power Good






PECI



SKTOCC#









CPU steel (T/U pahse)
 PN:20-800-005911
 SUBASSY STEEL...LGA 1155/1156P.W/BACK PLATE.....ACA-ZIF-082-P38....LEAD-FREE (RoHS/HP).LOTES
 (替)20-800-007611

Elitegroup Computer Systems			
Title	CPU-GND		
Size	Custom	Document Number	H11H4-AM
Date	Tuesday, December 01, 2015	Sheet	8 of 48
Rev	V1.1		









DIMM_VREF_CA



DIMM_VREF_DQ





HDMI











HDMI Connector Pin13:CEC
沒有使用必須空接(Floating)
避免HDCP 測試 FAIL

[illegible]

DVI



2. 16-400-900171 COMMON CHOKE.90 OHM.25%.SMD 0805..QTCW2012H-090-LF.300mA.....LEAD-FREE(RoHS/HF).MAGIC




The schematic diagram shows two inductors, L38 and L39, connected to the +VCC3 supply. L38 is connected to AVCC33 and L39 is connected to VDD_DAC_33. Both inductors are labeled FB-60-04-B.



RTD2168 Slave Address:
0x64/0x65 and 0x68/0x69





LDO_EN(PIN21)	
0	1
VCCK_V12 from External 1.2V	VCCK_V12 from Embedded LDO




**Note: When connected to non-EDID monitor,
XO Pin Pull Down : Disable RTD2168 embedded EDID, CPU handle.
XO Pin Pull High : Enable RTD2168 embedded EDID.**


to set PIN22 pull low, PIN23 pull high for Rom mode.







VGA






Level shifter,default 0 ohm




If build in Internal DVI Con,
that can use the circuit to protect reverse voltage together.




Elitegroup Computer Systems			
Title VGA			
Size	Document Number	Rev	
Custom	H11H4-AM	V1.1	
Date:	Tuesday, December 01, 2015	Sheet	14 of 48




Sam 0914/15
Change to SW ME disable, and un-stuff HW ME disable jumper for MP stage







Near SIO_24M via





CLOCK BUFFER



GPIXX	Display Type
Low	onboard VGA
* High	default BIOS




V1.0 Change Value and same as CRB
2015/8/4



32 SIO_GP16 << SIO_GP16 R815 0-04 GPP_D4
V1.0 Add basic health function
2015/6/8



PCHK SPT_H_PCH





SPT_PCH_DT

REV = 1.3

Elitegroup Computer Systems			
Title PCH-CLK			
Size Custom	Document Number H11H4-AM		Rev V1.1
Date: Tuesday, December 01, 2015	Sheet 18	of 48	





















23 AD[31:0] << AD[31:0]
 23 C_BE_L[3:0] << C_BE_U[3:0]
 23 PM66EN << PM66EN
 23 FRAME_L << FRAME_L
 23 IRDY_L << IRDY_L
 23 TRDY_L << TRDY_L
 23 STOP_L << STOP_L
 23 DEVSEL_L << DEVSEL_L
 23 PAR << PAR
 23 SERR_L << SERR_L
 23 PERR_L << PERR_L
 23 LOCK_L << LOCK_L
 23 PCICLK0 << PCICLK0
 23 INTA_L << INTA_L
 23 INTB_L << INTB_L
 23 INTO_L << INTO_L
 23 INTD_L << INTD_L
 23 REQ0_L << REQ0_L
 23 GNT0_L << GNT0_L
 23 PCIRST_L << PCIRST_L

15,30,32 PCH_PLTRST_L << PCH_PLTRST_L

15 BRIDGE_TX_P8 << BRIDGE_TX_P8
 15 BRIDGE_TX_N8 << BRIDGE_TX_N8
 15 BRIDGE_RX_P8 << BRIDGE_RX_P8
 15 BRIDGE_RX_N8 << BRIDGE_RX_N8
 18 BRIDGE_100M_N << BRIDGE_100M_N
 18 BRIDGE_100M_P << BRIDGE_100M_P

BRIDGE_TX_P8 C275 1 2 21U-16VX7-04
 BRIDGE_TX_N8 C271 1 2 21U-16VX7-04
 BRIDGE_RX_P8 C268 1 2 21U-16VX7-04
 BRIDGE_RX_N8 C266 1 2 21U-16VX7-04
 BRIDGE_100M_N R327 1 2 22-04
 BRIDGE_100M_P R321 1 2 22-04

PCICLK0 1 2 SC14 10P-04-X-0
 for BMT reserve



IT8893E FX


LQFP 128 (14x14 mm)

PCIE CLK PCB layout note:
 To meet Differential Impedance :100 ohm +/- 15%
 To meet Single-ended Impedance :50 ohm +/- 15%
 CLKP and CLKN trace width:7 mils
 Space between CLKP and CLKN:14 mils
 L1 & L2 height:5 mils
 The signal traces Number of vias: 4 (Max.)
 The signal trace above analog GND plane
 Spacing from other groups:>25 mils
 Total trace length: 12 inches (Max.)
 The size of R4;R5 is "0402"
 The size of R6;R7 is "0402"

PCIE DIP;DIN;DOP;DON PCB layout note:
 To meet Differential Impedance :85 ohm +/- 15%
 To meet Single-ended Impedance :50 ohm +/- 15%
 PCIE DIP and DIN trace width:9.5 mils
 PCIE DOP and DON trace width:9.5 mils
 Space between DIP/DIN and DOP/DON:14.5 mils
 L1 & L2 height:5 mils
 The signal traces Number of vias: 2 (Max.)
 The signal trace above analog GND plane
 Spacing from other groups:>25 mils
 Total trace length: 12 inches (Max.)
 The size of C24;C25 is "0402"

PCI BUS 5V external pull up 2.7Kohm
 PCI BUS 3.3V external pull up 8.2Kohm

IRDY_L R295 1 2 8.2K-04
 INTD_L R291 1 2 8.2K-04
 INTA_L R278 1 2 8.2K-04
 DEVSEL_L R286 1 2 8.2K-04
 STOP_L R288 1 2 8.2K-04
 INTO_L R354 1 2 8.2K-04
 INTB_L R266 1 2 8.2K-04
 LOCK_L R267 1 2 8.2K-04
 SERR_L R268 1 2 8.2K-04
 PERR_L R363 1 2 8.2K-04
 REQ0_L R361 1 2 8.2K-04
 FRAME_L R364 1 2 8.2K-04
 REQ1_L R364 1 2 8.2K-04

 Elitegroup Computer Systems			
Title PCI Bridge(IT8893)			
Size	Document Number		Rev
Custom	H11H4-AM		V1

22 AD[31..0] <<> AD[31..0]
22 C_BE_L[3..0] <<> C_BE_L[3..0]

PCI Slot
+VCC/S0/5A
+VCC3/S0/7.6A
+V12/S0/0.5A
+3VSB/0.375A

22 PME_B_L <<> PME_B_L
22 GNT0_L <<> GNT0_L
22 REQ0_L <<> REQ0_L
22 INTA_L <<> INTA_L
22 INTB_L <<> INTB_L
22 INTC_L <<> INTC_L
22 INTD_L <<> INTD_L

22 PAR <<> PAR
22 DEVSEL_L <<> DEVSEL_L
22 IRDY_L <<> IRDY_L
15 PME_L <<> PME_L
22 SERR_L <<> SERR_L
22 STOP_L <<> STOP_L
22 LOCK_L <<> LOCK_L
22 TRDY_L <<> TRDY_L
22 PERR_L <<> PERR_L
22 FRAME_L <<> FRAME_L



22 PCIRST_L <<> PCIRST_L
22 PCICLK0 <<> PCICLK0
22 PM66EN <<> PM66EN

16,21,24,30,32 SMBCLK_STBY <<> SMBCLK_STBY
16,21,24,30,32 SMBDATA_STBY <<> SMBDATA_STBY

+VCC3 R392 1 2 8.2K-04 PACK64_1_L
R391 1 2 8.2K-04 PREQ64_1_L

+VCC3 C239 1 2
.1U-16VY5-04-O
Stitching CAP of PCICLK0






PCICLK0 1 2
R255 33-04
C241 10P-04
GND



PCIRST_L 1 2
R191 10P-04-O
GND

R299 22-04


IDSEL=AD16
INT[A,B,C,D]



Title			
PCI Slot			
Size	Document Number	H11H4-AM	
Custom			
Date:	Tuesday, December 01, 2015	Sheet	23 of 48
		Rev	V1.1

PCI-E SPEC
VCC3:3A
12V:5.5A
3VSB:0.375A

PCI-E X16 SLOT




MURAT IRKAN 2023


MURAT IRKAN 2023


MURAT IRKAN 2023

MURAT IRKAN 2023






MURAT IRKAN 2023

			
Title Reserved			
Size Custom	Document Number H11H4-AM		Rev V1.1
Date:	Tuesday, December 01, 2015		Sheet 25 of 48











uP7536 Enable use	RJ?	RJ?	S4/S5 USB_5V_DUAL	Customer
VDIMM	0ohm (1-2)	NA	0 Volt	Acer S4 w/o S5 w/ USB_5V_DUAL
5VSB	0ohm (2-3)	NA	5 Volt	
* GPIO	NA	0 ohm	S4 : 0 Volt S5 : 5 Volt	





6,16,26,32,37,46 SLP_S3_L >>> SLP_S3_L







V1.0 Add for EMI
2015/8/4

USB2.0 header

USB2.0 connector




V1.0 Add for EMI
2015/8/4



Lan + USB2.0



Elitegroup Computer Systems			
Title USB2.0 Connector/Header			
Size Custom	Document Number H11H4-AM	Rev V1.1	
Date: Tuesday, December 01, 2015	Sheet 27	of 48	



+VDD33

CLKREQB 1 2 10K-04

10K ohm close to Host side





MURAT IRKAN 2023

MURAT IRKAN 2023


MURAT IRKAN 2023

Elitegroup Computer Systems			
Title		Reserved	
Size	Document Number		Rev
Custom	H11H4-AM		V1.1
Date:	Tuesday, December 01, 2015	Sheet	31 of 48







CPU_FAN 4 pin circuit




PS2 circuit




Front Panel circuit




SYS_FAN 3/4 pin co-layout circuit




Buzzer circuit



Case open circuit



Power LED circuit



```
on-board TPM detect
Hi with on-board TPM
Low W/O on-board TPM
```





15,36 SPI_MOSI >> SPI MOSI R474 2 1 0-04 SPI MOSIO
15,36 SPI_MISO >> SPI MISO R451 2 1 0-04 SPI MIS00

15 SPI_CLK >> SPI_CLK R455 2 1 0-04 SPI CLK0


15 SPI_CS_L0 >> SPI CS_L0 R463 1 2 0-04 ROM CS_L0

Sam 0914'15
In MP stage, remove SPI debug header

SPI MOSIO 1 2
SPI MIS00 C419 1 2 12P-04-O GND
ROM CS_L0 C414 1 2 12P-04-O
C420 1 2 12P-04-O





SPI ROM



BIOS WP


MODE	WP
BIOS WP	1-2
* NORMAL	2-3




	Ra	Rb	Rc	Rd	Re
A3~A5	O	O	O	O	X
MP	X	X	X	X	O




Title	SPI ROM		
Size	Document Number	H11H4-AM	Rev
B			V1.1
Date:	Tuesday, December 01, 2015	Sheet	35 of 48




BOOT SELECT STRAP
IF SAMPLED HIGH, LPC IS SELECTED ELSE SPI
PCH HAS INTERNAL WEAK PD




Top Swap Override
The signal has a weak internal pull-down.
0 = Disable "Top Swap" mode. (Default)
1 = Enable "Top Swap" mode.




NO REBOOT IF SAMPLED HIGH
PCH HAS INTERNAL WEAK PD




ESPI FLASH SHARING MODE
PCH HAS INTERNAL WEAK PD
0: MASTER ATTACHED FLASH SHARING
1:SLAVE ATTACHEHD FLASH SHARING




DFX TEST MODE
XTAL INPUT IS SINGLE ENDED IF SAMPLED LOW ELSE DIFFERENTIAL




ESPI/LPC SELECT STRAP
IF SAMPLED HIGH, ESPI IS SELECTED ELSE LPC
PCH HAS INTERNAL WEAK PD




BOOT HALT ENABLED IF LOW
PCH HAS INTERNAL WEAK PU



JTAG ODT IS DISABLED IF LOW
PCH HAS INTERNAL WEAK PU




CONSENT STRAP IS ENABLED IF LOW
PCH HAS INTERNAL WEAK PU



V1.0 Depop Pull down for QS
2015/6/8

PESONALITY STRAP IS ENABLED IF LOW
PCH HAS INTERNAL WEAK PU
(P.S. Pull down for pre ES1/ES1/ES2 only)




TLS CONFIDENTIALITY ENABLED
IF SAMPLED HIGH(DEFAULT)
PCH HAS INTERNAL WEAK PD



EXI BOOT STALL BYPASS IS ENABLED IF SAMPLED HIGH
PCH HAS INTERNAL WEAK PD



Title			Strap Pin
Size	Document Number	H11H4-AM	
B			Rev V1.1
Date:	Tuesday, December 01, 2015	Sheet	36 of 48



+VCORE_GT :
TDC/Imax : 37A/51A
OCP : 71.4A

Close VR Side


+VSA :1.05V
Imax : 11.1A
OCP : 14A

Close VR Side


VCCIO, VCCSA must ramp after VccST and VDDQ have completed their ramps

Elitegroup Computer Systems			
Title USB Charge(IPS2548)/USB Dis			
Size	Document Number	H11944-AM	Rev
Custom			V1.1
Date	Tuesday, December 01, 2015	Sheet	42 of 48


State	EN1	EN2	VDDQ	VTTREF	VTT
S0	High	High	ON	ON	ON
S3	Low	High	ON	ON	OFF(High-Z)
S4/S5	Low	Low	OFF	OFF	OFF
Others	High	Low	OFF	OFF	OFF




EN pin please used
3.3V or 5V for enable
control voltage




PCH & VCCST PWROK




SYS_PWROK SURPRISE POWER DOWN TRIGGERED BY PWRGD_PS



EuP Lot6 Power Saving Circuit



5VDUAL




3VSB (S0):

Power Name	Current
PCH	109mA
LAN RTL8111E-VL	165mA
SIO IT8772EX	6mA
EPW Non-AMT	0mA
SPI Non-AMT	0mA
PCI-E 4 Slots	0.375 X 4 = 1.5A
MINI PCI-E 1 Slots	2.2A
Total Current	0.28 + 3.7 = 3.98A

V1P0A

$$I_{LOAD_OC} = \frac{V_{CS_OC}}{8 \times R_{DS(ON)}} + \frac{I_{RIPPLE}}{2}$$

$$= \frac{V_{CS_OC}}{8 \times R_{DS(ON)}} + \frac{1}{2 \times L \times f} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$



Title			V1P0A
Size	Document Number	H11H4-AM	
Custom			
Date:	Tuesday, December 01, 2015	Sheet	46 of 48
		Rev	V1.1

ATX Single P/S			
5VSB	12V	-12V	
+/-5%	+/-5%	+/-5%	

ATX4P	
12V	
+/-5%	

Switching	
ISL95855	

Switching	
APW8727L	

Intel SkyLake CPU			
VCORE	SVID	79A(65W)	
VCC_GT	SVID	51A	
VCC_SA	0.95V	11.1A	
VCCIO	0.95V	5.5A	
VDIMM	1.2V	2.8A	

DDR4 DIMM 2133MHz (2)

VDIMM	1.2V	1.36A
-------	------	-------

Intel SKT-PCH (Q170/B150)			
VCCPRIM_1p0	1V	6.15A	
VCCCLK1	1V	0.035A	
VCCCLK2	1V	0.204A	
VCCCLK3	1V	0.058A	
VCCCLK4	1V	0.036A	
VCCCLK5	1V	0.008A	
VCCMPHY_1p0	1V	4.09A	
VCCHDAPLL_1p0	1V	0.008A	
VCCMPHYPLL_1p0	1V	0.025A	
VCCPCIE3PLL_1p0	1V	0.037A	
VCCUSB2PLL_1p0	1V	0.013A	
VCCPGPPA	3.3V	0.088A	
VCCPGPPBCH	3.3V	0.273A	
VCCPGPPD	3.3V	0.106A	
VCCPGPEF	3.3V	0.141A	
VCCPGPPG	3.3V	0.132A	
VCCSPI	3.3V	0.013A	
VCCATS	3.3V	0.007A	
VCCMDA	3.3V	0.075	
VCCPRIM_3p3	3.3V	0.370	
VCCDSW_3p3	3.3V	0.502A	
VCCRTCPRIM_3p3	3.3V	0.001A	
VCCRTC	3.0V	0.001A	

2.06A for Deep Sx

SATA power per		
12V	1.2A	
5V	1.6A	

Total 2 connector

Switching	
APW8727L	

$$I_{in} = ((I_{out} * V_{out}) / 0.8) / V_{in}$$

LDO	
V_3P3_LAN	177mA

LAN			
VDD3P3	3.3V	177mA	
VDD10	1V	300mA	

FAN			
CPU_FAN	+12V	4A	
SYS_FAN	+12V	1A	

VGA	
5V	0.5A

1A

SIO IT8733			
3VSB	3.3V	TBD	
VCC3	3.3V	TBD	
Battery 3.3V	3.3V	TBD	

AUDIO ALC662-VD			
DVDD 3.3V	3.3V	11mA	
AVDD	5V	42mA	
Internal LDO			



Title			
Power Delivery	Document Number	H11H4-AM	Rev V1.1
Date:	Tuesday, December 01, 2015	Sheet	47 of 48

