EVB Schematics For RK3568

RK_EVB1_RK3568_DDR4P216SD6_V1.0

Main Functions Introduction

- 1) PMIC: RK809-5+DiscretePower
- 2) RAM: DDR4 2x16Bit
- 3) ROM: eMMC5.1+SPI Falsh,Option Nand Flash
- 4) Support: Micro SD Card3.0
- 5) Support: 1 x USB3.0 OTG + 1 x USB3.0 HOST + 2 x USB2.0 HOST
- 6) Support: 1 x SATA3.0 Connector (7pin) + 4 pin Power Connector
- 7) Support: 1 x 2Lanes PCIe3.0 Connector (RC Mode)
- 8) Support: 1 x 4Lanes MIPI CSI Camera or 2 x 2Lanes MIPI CSI Camera
- 9) Support: Parallel CIF Connector(Option-Ext Board)
- 10) Support: 1 x HDMI2.0 TX
- 11) Support: eDP to VGA TX or 1 x 4Lanes eDP with Touch Connector(Option)
- 12) Support: 2 x 4Lanes MIPI DSI or 1 x 4Lanes MIPI DSI + 1 x LVDS with Touch Connector
- 13) Support: a/b/g/n/ac 2X2 WIFI,BT5.0
- 14) Support: 2 x 10/100/1000 Ethernet(RGMII)
- 15) Support: IR Receiver
- 16) Support: Optical S/PDIE TX
- 17) Support: Headphone output,1 x ECM MIC and Speaker out(1.3W@8ohm)
- 18) Support: Array MIC Connector(Ext Board PDM)
- 19) Support: Gyroscope+G-sensor
- 20) Support: Array Key(MENU, VOL+, VOL-, ESC), Reset, Power on/off Key
- 21) Support: 3 x UART + 2 x UART(Option)
- 22) Support: 1 x CAN FD
- 23) Support: 5 x SARADC
- 24) Support: Debug UART to USB connector and JTAG Connector



Modify Date: Wednesday, May 19, 2021

www.t-firefly.com

Page Total: 45

 Title: Cover Page		
File: ROC-3568-PC		REV: 00
Create Date: Monday, March 30, 2020	Page N	Num: 1

Table of Content

	i abie oi	Content
	Page 1	00.Cover Page
	Page 2	01.Index and Notes
	Page 3	02.Revision History
	Page 4	03.Block Diagram
	Page 5	04.Power Diagram
	Page 6	05.Power Sequence/IO Domain Map
	Page 7	06.UART Map
	Page 8	07.I2C Bus Map
	Page 9	08.USB3/PCIE30 Fun Map
	Page 10	10.RK3568_Power/GND
	Page 11	11.RK3568_DDR_PHY
	Page 12	12.RK3568_OSC/PLL/PMUIO
	Page 13	13.RK3568_Flash/SD Controller
	Page 14	14.RK3568_USB/PCIe/SATA_PHY
	Page 15	15.RK3568_SARADC/GPIO
	Page 16	16.RK3568_VI Interface
	Page 17	17.RK3568_VO Interface_1
	Page 18	18.RK3568 VO Interface 2
	Page 19	19 RK3568_Audio Interface
	Page 20	20.Power_DC IN
	Page 21	21.Power_PMIC
	Page 22	22.Power_other
	Page 23	23.Power_Flash Power Manage
	Page 24	25.USB2/USB3 Port
	Page 25	33.DRAM-DDR4_2x16bit_96P
	Page 26	40.Flash-eMMC Flash
	Page 27	41.Flash-Nand Flash(Option)
7	Page 28	42.Flash-MicroSD Card
	Page 29	43.Flash-SPI FLASH
	Page 30	47.VI-Camera_MIPI-CSI
	Page 31	50.VO-HDMI2.0 TX
	Page 32	52.VO-LCM_MIPI-DSI_TX0/LVDS_TX0
	Page 33	54.VO-LCM_MIPI-DSI_TX1
	Page 34	56.VO-LCM_eDP(Option)
	Page 35	59.VO-VGA Output(RTD2166)
	Page 36	62.WIFI/BT-SDIO_2T2R + UART
	Page 37	67.Ethernet-GEPHY_RGMII0
	Page 38	68.Ethernet-GEPHY_RGMII1
	Page 39	70.Audio Port
	Page 40	76.Audio-S/PDIF TX Port
	Page 41	77.Audio-MIC Array Interface
	Page 42	82.PCIE-PCIE3.0_Slot
	Page 43	83.SATA-SATA3.0 Slot_7P
	Page 44	90.Sensor/IR Receiver
	Page 45	91.Debug UART/JTAG Port
	Page 46	92.KEY Array
	Page 47	95.UART/CAN Port
	Page 48	97.Power Test-Current Det MCU
	Page 49	98.Power Test-ADC
	Page 50	99.Mark/Hole/Heatsink
	Page 51	5
	Page 52	
	Page 53	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description

Note

Option

Notes

Component parameter description

 DNP stands for component not mounted temporarily
 If Value or option is DNP, which means the area is reserved without being mounted

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.



www.t-firefly.com

Title: Index and Notes

File: ROC-3568-PC

REV: V0.1 Create Date: Monday, March 30, 2020 Page Num: 2


Rockchip Confidential


Modify Date: Wednesday, May 19, 2021 Page Total: 45

Revision History By Change Dsecription Version Date **Approved** 2020-09-08 Zhangdz V1.0 1:Revision preliminary version www.t-firefly.com Firefly Title: Revision History REV: V0.1 File: ROC-3568-PC Rockchip Confidential Create Date: Monday, March 30, 2020 Page Num: 3

Modify Date: Wednesday, May 19, 2021

Page Total: 45





VCC12V_DCIN /	
vcc3v3_sys	Q ₀
vcc5v0_sys	Q_Y
VCC5V0_USB	
VDDA0V9_PMU	
VDDA_0V9	
VDD_LOGIC /	
VCC3V3_PMU	9
VDD_GPU /)
VDD_NPU /	
VCCA1V8_PMU	
VCCA_1V8	
VCC_1V8	
VCC2V5_DDR	
VDD_CPU /	
VCC_DDR	
vcc_3v3 /	
VCCIO_SD /	
VCC3V3_SD	
RESETn	/
VDDA0V9_IMAGE	
VCCA1V8_IMAGE	
VCCIO_ACODEC	

Power Sequence

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0.9V	OFF	OFF	TBD	TBD
	RK809_LD01	0.4A	VDDA0V9_IMAGE	N/A	0.9V	FF	OFF	TBD	TBD
VCC3V3_SYS	RK809_LD02	0.4A	VDDA_0V9	Slot:1	0.9V	ON	OFF	TBD	TBD
	RK809_LD03	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	ON	TBD	TBD
	RK809_LD04	0.4A	VCCIO_ACODEC	N/A	3.3V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_LD05	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_LD06	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON	TBD	TBD
	RK809_LD07	0.4A	VCCA_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_LD08	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON	TBD	TBD
	RK809_LD09	0.4A	VCCA1V8_IMAGE	N/A	1.8V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW2	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
VCC3V3 SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	OFF	TBD	TBD
VCC3V3_S7S	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
	RK809_RESETn		1	Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	ON	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5VO_SYS	Slot:0	5.0V	ON	OFF	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	ON	TBD	TBD

IO Power Domain Map Updates must be Revision accordingly!


10	Pin Num	Suppo IO Vo		Actual assigne IO Domain Vo	ed Iltage		Notes
Domain		3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	Notes
PMUI01	Pin Y20	/	×	VCC3V3_PMU	VCC3V3_PMU	3.3V	2
PMUIO2	Pin W19	>	/	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	Pin H17	/	/	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	2
VCC102	Pin H18	/	/	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High If VCCIO_FLASH=3.3V,FLASH_VOL_SEL must be logic low
<i>vcс103</i>	Pin L22	>	✓	VCCIO_SD	VCCIO_SD	3.3V	0
VCCIO4	Pin J21	>	/	VCCIO4	VCC_1V8	1.8V	
VCCIO5	Pin V10 Pin V11	/	/	VCCIO5	VCC_3V3	3.3V	
VCCIO6	Pin R9 Pin U9	>	/	VCCIO6	VCC_1V8	1.8V	
VCCIO7	Pin V12	/	/	VCCIO7	VCC_3V3	3.3V	


www.t-firefly.com Firefly

Title: Power Sequence/IO Domain Map File: ROC-3568-PC


Create Date: Monday, March 30, 2020

Page Num: 6 Modify Date: Wednesday, May 19, 2021 Page Total: 45











USB3.0 HOST1



PCIe3.0 PHY

	Option1	PCIe3.0 x2Lane	PCIE30_REFCLK (RC/EP:input)	PCIE30_TX0 PCIE30_RX0 PCIE30_TX1 PCIE30_RX1	PCIE30X2_CLKREQn PCIE30X2_WAKEn PCIE30X2_PERSTn PCIE30X2_BUTTONRSTn	RC or EP
	Option2	PCIe3.0 x1Lane	PCIE30_REFCLK (RC:input)	PCIE30_TX0 PCIE30_RX0	PCIE30X2_CLKREQn PCIE30X2_WAKEn PCIE30X2_PERSTn PCIE30X2_BUTTONRSTn	Only RC
		+ PCIe3.0 x1Lane		PCIE30_TX1 PCIE30_RX1	PCIE30X1_CLKREQn PCIE30X1_WAKEn PCIE30X1_PERSTn PCIE30X1_BUTTONRSTn	Only RC

PCIe3.0 REFCLK



PCIe2.0 PHY

MULTI_	PCI
PHY2	x1La

e2.0 ane

PCIE20 REFCLK (RC:output)

PCIE20_TX PCIE20 RX

PCIE20_CLKREQn PCIE20_WAKEn PCIE20 PERSTn PCIE20 BUTTONRSTn

Only RC

PCIe2.0 REFCLK




Firefly


www.t-firefly.com


Title: USB3/PCIE30 Fun Map


File: ROC-3568-PC REV: V0.1 Create Date: Monday, March 30, 2020 Page Num: 9 Modify Date: Wednesday, May 19, 2021 Page Total: 45





RK3568 F (DDR PHY) LPDDR4 DDR4 DDR3 LPDDR3 DDR4 LPDDR4 DDR3 LPDDR3 DDR_DQ0_A DR4 DQ0 A / DDR3 DQ0 / LPDDR3 DQ15 LPDDR4 CLKP B DDR3 A9 DDR DOL A LPDDR4 DQ1 LPDDR4 DQ2 I DDR DQ4 A LPDDR4 DQ4 LPDDR4 DO5 LPDDR4 A5 B LPDDR4_DQ7_A DDR DMO A LPDDR4_DM0_A <<-LPDDR4 DMO A / DDR3 DMO / LPDDR3 DM1 DDR DOSOP A LPDDR4 ODT0 CA A DDR3 A6 AC9 AC10 LPDDR4_DQSOP_A LPDDR4_DQSON_A LPDDR4 CKEO B LPDDR4 CLKN B OP A / DDR4 DQSL P A / LPDDR4 DQS0P A / DDR3 DQS0P / LPDDR3 DQS1P SLPDDR4 A0 A DDR_DQ8_A DDR4 A12 LPDDR4 A3 A / DDR3 BA2 / LPDDR4 DQ8 A AC13 AC14 LPDDR4 A0 B LPDDR4 A4 A LPDDR4_DQ10 AC15 LPDDR4 DO11 DDR DQ13 A MILDINDRA AS A T.DDDD4 DO13 2 AC17 LPDDR4_DQ15_A LPDDR4 A2 B DDR DM1 A LPDDR4_DM1_A <<-DR DM1 A / DDR4 DMU A / LPDDR4 DM1 A / DDR3 DM1 / LPDDR3 DM3 DDR_DQS1P_A DDR4_BG0 DDR4_BG1 DDR4_CKE LPDDR4 ODT1 CA LPDDR4_DQS1P_A R DOS1P A / DDR4 DQSU_P A / LPDDR4 DQS1P A / DDR3 DQS1P / LPDDR3 DQS3P ->>LPDDR4 CKEO A DDR4 CLKP LPDDR4 DQ0 B LPDDR4 DQ2 B LPDDR4 DQ2 B LPDDR4 DQ3 B LPDDR4 DQ5 B LPDDR4 DQ5 B LPDDR4 DQ6 B LPDDR4 DQ6 B DDR DQ1 B AC26 AC27 SLPDDR4 CS1n F LPDDR4 CS0n E DDR4_RESET / DDR3_RESETn ->>LPDDR4_RESETn / AC25 DDR_DM0_B / LPDDR4_DM0_B / DDR3_DM2 / LPDDR3_DM0 ODR DMO B / DDR4 DMU B For DDR4/DDR3/LFDDR3 mode a 120 ohm +/-1% tolerance external resistor must be connected between the DDR_RZQ pin and VSS pin DDR_DQS0P_B R DOSOP B / DDR4 DOSU P B / LPDDR4 DQSOP B / DDR3 DQSOP / LPDDR3 DQSOP DDR DQSON B R1100 1 2 120R/1% 1% OVCC_DDR DDR RZ DDR_DQ8_B LPDDR4_DQ8_B LPDDR4_DQ9_B LPDDR4_DQ10_B DDR_DQ9_B DDR_DQ11_B DDR VREFOU T.DDDR4 DO11 B LPDDR4 DQ12 B DDR DQ13 B LPDDR4_DQ13 B LPDDR4/LPDDR4x VCC_DDR LPDDR4_DQ14_B DDR3L DDR_DM1_B DDR3 =1.5V DDR4 =1.2V LPDDR3 =1.2V LPDDR4_DM1_B </-/ DDR4 DML B / LPDDR4 DM1 B / DDR3 DM3 DDRPHY VDD / LPDDR3 DM2 DDRPHY VDDQ C1102 4.7uF LPDDR4_DQS1P_B LPDDR4_DQS1N_B DDRPHY VDD LPDDR4 =1.1V 100nF 100nF 4.7uF 10uF DDRPHY_VDDQ DDRPHY VDD DDRPHY_VDDQ DDRPHY_VDDQ DDR3L =1.35V DDR3 =1.5V DDR4 =1.2V LPDDR3 =1.2V LPDDR4 =1.1V VCC0V6 DDR DDRPHY VDDOL DDRPHY VDDQI DDRPHY VDDOI LPDDR4x =0.6V OR ECC DM / DDR4 ECC DM DDR3 ECC DM DDRPHY VDDQL C1105 100nF C1106 C1107 4.7uF Except DDR3, other DQ sequences can not be swap DOS F DDR4 ECC DO / DDR3 ECC DQS P DDR AVS C0201 C0402 C0402 C0402 BGA636_65Rx65Rx45R3_ Caps should be placed under the U1000 package www.t-firefly.com Firefly Title: RK3568_DDR PHY Rockchip Confidential REV: V0.1 File: ROC-3568-PC Create Date: Monday, March 30, 2020 Page Num: 11 Modify Date: Wednesday, May 19, 2021 Page Total: 45













REV: V0.1
Page Nunx 16
Page Total: 45


RK3568_R(MIPI_DSI_TX0/LVDS TX0)



RK3568 S(MIPI DSI TX1)



RK3568_T(eDP TX)



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.

Other caps should be placed close to the U1000 package

Rockchip Confidential

RK3568_Q(HDMI2.0 TX)

HDMI TMDS trace 100 Ohm ± 10 %

Firefly

File: ROC-3568-PC

Create Date: Monday, March 30, 2020

Modify Date: Wednesday, May 19, 2021


Title: RK3568_VO Interface_1


www.t-firefly.com

REV: V0.1

Page Num: 17

Page Total: 45





Wednesday, May 06, 2020

Wednesday, May 19, 2021

Modify Date:

Page Num: 18

Page Total: 45

