

# EVB Schematics For RK3568

## RK\_EVB1\_RK3568\_DDR4P216SD6\_V1.0

### Main Functions Introduction

- 1) PMIC: RK809-5+DiscretePower
- 2) RAM: DDR4 2x16Bit
- 3) ROM: eMMC5.1+SPI Flash,Option Nand Flash
- 4) Support: Micro SD Card3.0
- 5) Support: 1 x USB3.0 OTG + 1 x USB3.0 HOST + 2 x USB2.0 HOST
- 6) Support: 1 x SATA3.0 Connector (7pin) + 4 pin Power Connector
- 7) Support: 1 x 2Lanes PCIe3.0 Connector (RC Mode)
- 8) Support: 1 x 4Lanes MIPI CSI Camera or 2 x 2Lanes MIPI CSI Camera
- 9) Support: Parallel CIF Connector(Option-Ext Board)
- 10) Support: 1 x HDMI2.0 TX
- 11) Support: eDP to VGA TX or 1 x 4Lanes eDP with Touch Connector(Option)
- 12) Support: 2 x 4Lanes MIPI DSI or 1 x 4Lanes MIPI DSI + 1 x LVDS with Touch Connector
- 13) Support: a/b/g/n/ac 2X2 WIFI,BT5.0
- 14) Support: 2 x 10/100/1000 Ethernet(RGMII)
- 15) Support: IR Receiver
- 16) Support: Optical S/PDIF TX
- 17) Support: Headphone output,1 x ECM MIC and Speaker out(1.3W@8ohm)
- 18) Support: Array MIC Connector(Ext Board PDM)
- 19) Support: Gyroscope+G-sensor
- 20) Support: Array Key(MENU,VOL+,VOL-,ESC),Reset,Power on/off Key
- 21) Support: 3 x UART + 2 x UART(Option)
- 22) Support: 1 x CAN FD
- 23) Support: 5 x SARADC
- 24) Support: Debug UART to USB connector and JTAG Connector



[www.t-firefly.com](http://www.t-firefly.com)

Title: Cover Page

File: ROC-3568-PC

REV: 00

Create Date: Monday, March 30, 2020

Page Num: 1

Modify Date: Wednesday, May 19, 2021

Page Total: 45

# Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Diagram
Page 6	05.Power Sequence/IO Domain Map
Page 7	06.UART Map
Page 8	07.I2C Bus Map
Page 9	08.USB3/PCIE30 Fun Map
Page 10	10.RK3568 Power/GND
Page 11	11.RK3568_DDR PHY
Page 12	12.RK3568_OSC/PLL/PMUIO
Page 13	13.RK3568_Flash/SD Controller
Page 14	14.RK3568_USB/PCIE/SATA PHY
Page 15	15.RK3568_SARADC/GPIO
Page 16	16.RK3568_VI Interface
Page 17	17.RK3568_VO Interface_1
Page 18	18.RK3568_VO Interface_2
Page 19	19.RK3568_Audio Interface
Page 20	20.Power_DC IN
Page 21	21.Power_PMIC
Page 22	22.Power_other
Page 23	23.Power_Flash Power Manage
Page 24	25.USB2/USB3 Port
Page 25	33.DRAM-DDR4_2x16bit_96P
Page 26	40.Flash-eMMC Flash
Page 27	41.Flash-Nand Flash(Optional)
Page 28	42.Flash-MicroSD Card
Page 29	43.Flash-SPI FLASH
Page 30	47.VI-Camera_MIPI-CSI
Page 31	50.VO-HDMI2.0 TX
Page 32	52.VO-LCM_MIPI-DSI_TX0/LVDS_TX0
Page 33	54.VO-LCM_MIPI-DSI_TX1
Page 34	56.VO-LCM_eDP(Optional)
Page 35	59.VO-VGA Output(RTD2166)
Page 36	62.WIFI/BT-SDIO_2T2R + UART
Page 37	67.Ethernet-GEPHY_RGMII0
Page 38	68.Ethernet-GEPHY_RGMII1
Page 39	70.Audio Port
Page 40	76.Audio-S/PDIF TX Port
Page 41	77.Audio-MIC Array Interface
Page 42	82.PCIE-PCIE3.0 Slot
Page 43	83.SATA-SATA3.0 Slot_7P
Page 44	90.Sensor/IR Receiver
Page 45	91.Debug UART/JTAG Port
Page 46	92.KEY Array
Page 47	95.UART/CAN Port
Page 48	97.Power Test-Current Det MCU
Page 49	98.Power Test-ADC
Page 50	99.Mark/Hole/Heatsink
Page 51	
Page 52	
Page 53	

## Generate Bill of Materials

### Header:

Item\Part\Description\PCB Footprint\Reference\Quantity\Option

### Combined property string:

{Item}\{Value}\{Description}\{PCB Footprint}\{Reference}\{Quantity}\{Option}

Description

Note

Option

## Notes

### NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily

2. If Value or option is DNP, which means the area is reserved without being mounted

### NOTE 2:

Please use our recommended components to avoid too many changes.

For more informations about the second source,please refer to our AVL.



www.t-firefly.com

Title: Index and Notes

File: ROC-3568-PC

REV: V0.1

Create Date: Monday, March 30, 2020

Page Num: 2

Modify Date: Wednesday, May 19, 2021

Page Total: 45

## Revision History

[illegible]

**www.t-firefly.com**

<b>Title:</b> Revision History
--------------------------------

**File:** ROC-3568-PC

REV: V0.1

Create Date: Monday, March 30, 2020


Page Num: 3

Modify Date:	Wednesday, May 19, 2021
--------------	-------------------------

Page Total: 45


**Rockchip Confidential**

RK3568 Ref Block Diagram




Rockchip Confidential

Power Diagram



Rockchip Confidential

# Power Sequence




Rockchip Confidential

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0.9V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	0.9V	OFF	OFF	TBD	TBD
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	OFF	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	3.3V	OFF	OFF	TBD	TBD
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON	TBD	TBD
	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	1.8V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	ON	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	OFF	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	ON	TBD	TBD

## IO Power Domain Map

Updates must be Revision accordingly!

IO Domain	Pin Num	Support IO Voltage		Actual assigned IO Domain Voltage			Notes
		3.3V	1.8V	Supply Net Name	Power Source	Voltage	
PMUIO1	Pin Y20	✓	✗	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	Pin W19	✓	✓	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	Pin H17	✓	✓	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	Pin H18	✓	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V,FLASH_VOL_SEL must be logic low
VCCIO3	Pin L22	✓	✓	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	Pin J21	✓	✓	VCCIO4	VCC_1V8	1.8V	
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5	VCC_3V3	3.3V	
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6	VCC_1V8	1.8V	
VCCIO7	Pin V12	✓	✓	VCCIO7	VCC_3V3	3.3V	

[www.t-firefly.com](http://www.t-firefly.com)

Title: Power Sequence/IO Domain Map

File: ROC-3568-PC

REV: V0.1

Create Date: Monday, March 30, 2020

Page Num: 6

Modify Date: Wednesday, May 19, 2021

Page Total: 45

# UART MAP

## RK3568

UART0

M0

UART1

M1

UART2

M0

UART2\_M0

USB To UART IC  
for Debug

M1

UART3

M0

M1

UART3\_M1

• • • • ■

UART4

M0

M1

UART4\_M1

• • • • ■

UART5

M0

M1

UART5\_M0

• • • • ■

If no MicroSD Card function

UART6

M0

M1

UART6\_M1

• • • • ■

If no MicroSD Card function

UART7

M0

M1

M2

UART8

M0

M1

UART8\_M0

BT

UART9

M0

M1

M2

UART9\_M1


• • • • ■



# I2C MAP


## RK3568

Rockchip Confidential






## USB3.0 OTG0




## USB3.0 HOST1



## PCIe3.0 PHY

<b>Option1</b>	<b>PCIe3.0 x2Lane</b>	PCIe30_REFCLK (RC/EP:input)	PCIe30_TX0 PCIe30_RX0 PCIe30_TX1 PCIe30_RX1	PCIe30X2_CLKREQn PCIe30X2_WAKEn PCIe30X2_PERSTn PCIe30X2_BUTTONRSTn	<b>RC or EP</b>
<b>Option2</b>	<b>PCIe3.0 x1Lane + PCIe3.0 x1Lane</b>	PCIe30_REFCLK (RC:input)	PCIe30_TX0 PCIe30_RX0  PCIe30_TX1 PCIe30_RX1	PCIe30X2_CLKREQn PCIe30X2_WAKEn PCIe30X2_PERSTn PCIe30X2_BUTTONRSTn  PCIe30X1_CLKREQn PCIe30X1_WAKEn PCIe30X1_PERSTn PCIe30X1_BUTTONRSTn	<b>Only RC</b>  <b>Only RC</b>


## PCIe3.0 REFCLK



## PCIe2.0 PHY

<b>MULTI_PHY2</b>	<b>PCIe2.0 x1Lane</b>	PCIe20_REFCLK (RC:output)	PCIe20_TX PCIe20_RX	PCIe20_CLKREQn PCIe20_WAKEn PCIe20_PERSTn PCIe20_BUTTONRSTn	<b>Only RC</b>
-------------------	-----------------------	---------------------------	------------------------	--	----------------

## PCIe2.0 REFCLK



# RK3568 TINKER BOARD 3N



**Title:** RK3568 Power/GND

**File:** ROC-3568-PC

REV: V0.1

Create Date: Monday, March 30, 2020

Page Num: 10


Modify Date: Wednesday, May 19, 2021

Page Total: 45

U1000F

For DDR4/DDR3/LPDDR3 mode  
a 120 ohm +/-1% tolerance external  
resistor must be connected between  
the DDR\_RZQ pin and VSS pin

For LPDDR4/LPDDR4x mode,  
a 120 ohm +/-1% tolerance external  
resistor must be connected between  
the DDR\_RZQ pin and DDRPHY\_VDDQ pin



Page Total: 45

**RK3568\_G (OSC/PLL/PMUIO1/2)**

**OSC**

Operating Voltage=1.8V(PMUPLL\_AVDD\_1V8)

**PMUIO1 Domain**

Operating Voltage=3.3V Only

**PMU PLL**

PMUPLL\_AVDD\_OV9

PMUPLL\_AVDD\_1V8

PMUPLL\_AVSS

**SYS PLL**

SYSPLL\_AVDD\_OV9

SYSPLL\_AVDD\_1V8

SYSPLL\_AVSS

**PMUIO2 Domain**

Operating Voltage=1.8V/3.3V

**PMUIO1/2/OSC Domain Logic Power**

Operating Voltage=0.9V

**Note:**

Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

**Rockchip Confidential**

**Firefly** www.t-firefly.com

**Title:** RK3568\_OSC/PLL/PMUIO

**File:** ROC-3568-PC

**REV:** V0.1


**Create Date:** Monday, March 30, 2020

**Page Num:** 12

**Modify Date:** Wednesday, May 19, 2021

**Page Total:** 45

Caps of between dashed green lines and U1000  
should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package


		<a href="http://www.t-firefly.com">www.t-firefly.com</a>	
<b>Title: RK3568 OSC/PLL/PMUIO</b>			
<b>File: ROC-3568-PC</b>		<b>REV: V0.1</b>	
<b>Create Date: Monday, March 30, 2020</b>		<b>Page: Num: 12</b>	
<b>Modify Date: Wednesday, May 19, 2021</b>		<b>Page: Total: 45</b>	

## RK3568\_I (VCCIO2 Domain)

U10001

### VCCIO2 Domain

Operating Voltage=1.8V/3.3V




RK3568-Socket  
BGA636\_65Rx65Rx45R3\_S

## RK3568\_J (VCCIO3 Domain)

U10002

### VCCIO3 Domain

Operating Voltage=1.8V/3.3V



RK3568-Socket  
BGA636\_65Rx65Rx45R3\_S

### Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package



www.t-firefly.com

Title: RK3568 Flash/SD Controller

File: ROC-3568-PC

REV: V0.1

Create Date: Monday, March 30, 2020


Page Num: 13

Modify Date: Wednesday, May 19, 2021

Page Total: 45



**RK3568 U (USB3.0/SATA/QSGMII/PCIe2.0 x1)**




**Note :**


Caps of between dashed green lines and U1000  
should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

**Rockchip Confidential**

**RK3568 V (USB2.0 HOST)**



**RK3568 W (PCIe3.0 x2)**



**www.t-firefly.com**

Title: RK3568 USB/PCIe/SATA PHY

**File:** ROC-3568-PC

REV: V0.1


Create Date: Monday, March 30, 2020	Page Num: 14
-------------------------------------	--------------

Page Num: 14


Modify Date:	Wednesday, May 19, 2021
--------------	-------------------------

Page Total: 45



## RK3568\_K (VCCIO4 Domain)




## RK3568\_N (VCCIO7 Domain)




## RK3568\_O (SARADC/OTP)



SARADC_VIN1_EVB_HW_ID	Rup	Rdown	ADC	
EVB1	10K	DNP	1023	1.8V
EVB2	20K	100K	852	1.5V
EVB3	18K	36K	681	1.2V
EVB4	51K	51K	512	0.9V
EVB5	36K	18K	340	0.6V
EVB6	100K	20K	170	0.3V
EVB7	DNP	10K	0	0V
EVB8				



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package

 **www.t-firefly.com**

**Title:** RK3568 SARADC/GPIO  
**File:** ROC-3568-PC  
**Rev:** V0.1

**Create Date:** Monday, March 30, 2020  
**Modify Date:** Wednesday, May 19, 2021

**Page Num:** 15  
**Page Total:** 45



The diagram illustrates the MIPI CSI RX interface for the RK3568-SoC, showing a 100 Ohm ± 10% impedance requirement. It details the connections for two options (Option1 and Option2) for the MIPI CSI RX signals.

**MIPI CSI RX 100 Ohm ± 10%**

**Option1:**

- MIPI\_CSI\_RX\_D0P → AG12 → MIPI\_CSI\_RX\_D0P
- MIPI\_CSI\_RX\_D0N → AH12 → MIPI\_CSI\_RX\_D0N
- MIPI\_CSI\_RX\_D1P → AG11 → MIPI\_CSI\_RX\_D1P
- MIPI\_CSI\_RX\_D1N → AH11 → MIPI\_CSI\_RX\_D1N
- MIPI\_CSI\_RX\_D2P → AE11 → MIPI\_CSI\_RX\_D2P
- MIPI\_CSI\_RX\_D2N → AD11 → MIPI\_CSI\_RX\_D2N
- MIPI\_CSI\_RX\_D3P → AD9 → MIPI\_CSI\_RX\_D3P
- MIPI\_CSI\_RX\_D3N → AE9 → MIPI\_CSI\_RX\_D3N
- MIPI\_CSI\_RX\_CLK0P → AG10 → MIPI\_CSI\_RX\_CLK0P
- MIPI\_CSI\_RX\_CLK0N → AH10 → MIPI\_CSI\_RX\_CLK0N
- MIPI\_CSI\_RX\_CLK1P → AG1 → MIPI\_CSI\_RX\_CLK1P
- MIPI\_CSI\_RX\_CLK1N → AH1 → MIPI\_CSI\_RX\_CLK1N

**Option2:**

- Sensor1 x4Lane
- Sensor1 x2Lane
- Sensor2 x2Lane

**MIPI CSI RX Signals:**

- MIPI\_CSI\_RX\_D0-3
- MIPI\_CSI\_RX\_CLK0
- MIPI\_CSI\_RX\_D0-1
- MIPI\_CSI\_RX\_CLK0
- MIPI\_CSI\_RX\_D2-3
- MIPI\_CSI\_RX\_CLK1

**Component Values:**


- C1600: 100pF
- C1601: 100pF
- C1602: 10pF
- C1603: 10pF
- R1604: 10K
- R1605: 10K
- R1606: 10K
- R1607: 10K
- R1608: 10K
- R1609: 10K
- R1610: 10K
- R1611: 10K
- R1612: 10K
- R1613: 10K
- R1614: 10K
- R1615: 10K
- R1616: 10K
- R1617: 10K
- R1618: 10K
- R1619: 10K
- R1620: 10K
- R1621: 10K
- R1622: 10K
- R1623: 10K
- R1624: 10K
- R1625: 10K
- R1626: 10K
- R1627: 10K
- R1628: 10K
- R1629: 10K
- R1630: 10K
- R1631: 10K
- R1632: 10K
- R1633: 10K
- R1634: 10K
- R1635: 10K
- R1636: 10K
- R1637: 10K
- R1638: 10K
- R1639: 10K
- R1640: 10K
- R1641: 10K
- R1642: 10K
- R1643: 10K
- R1644: 10K
- R1645: 10K
- R1646: 10K
- R1647: 10K
- R1648: 10K
- R1649: 10K
- R1650: 10K
- R1651: 10K
- R1652: 10K
- R1653: 10K
- R1654: 10K
- R1655: 10K
- R1656: 10K
- R1657: 10K
- R1658: 10K
- R1659: 10K
- R1660: 10K
- R1661: 10K
- R1662: 10K
- R1663: 10K
- R1664: 10K
- R1665: 10K
- R1666: 10K
- R1667: 10K
- R1668: 10K
- R1669: 10K
- R1670: 10K
- R1671: 10K
- R1672: 10K
- R1673: 10K
- R1674: 10K
- R1675: 10K
- R1676: 10K
- R1677: 10K
- R1678: 10K
- R1679: 10K
- R1680: 10K
- R1681: 10K
- R1682: 10K
- R1683: 10K
- R1684: 10K
- R1685: 10K
- R1686: 10K
- R1687: 10K
- R1688: 10K
- R1689: 10K
- R1690: 10K
- R1691: 10K
- R1692: 10K
- R1693: 10K
- R1694: 10K
- R1695: 10K
- R1696: 10K
- R1697: 10K
- R1698: 10K
- R1699: 10K
- R1700: 10K
- R1701: 10K
- R1702: 10K
- R1703: 10K
- R1704: 10K
- R1705: 10K
- R1706: 10K
- R1707: 10K
- R1708: 10K
- R1709: 10K
- R1710: 10K
- R1711: 10K
- R1712: 10K
- R1713: 10K
- R1714: 10K
- R1715: 10K
- R1716: 10K
- R1717: 10K
- R1718: 10K
- R1719: 10K
- R1720: 10K
- R1721: 10K
- R1722: 10K
- R1723: 10K
- R1724: 10K
- R1725: 10K
- R1726: 10K
- R1727: 10K
- R1728: 10K
- R1729: 10K
- R1730: 10K
- R1731: 10K
- R1732: 10K
- R1733: 10K
- R1734: 10K
- R1735: 10K
- R1736: 10K
- R1737: 10K
- R1738: 10K
- R1739: 10K
- R1740: 10K
- R1741: 10K
- R1742: 10K
- R1743: 10K
- R1744: 10K
- R1745: 10K
- R1746: 10K
- R1747: 10K
- R1748: 10K
- R1749: 10K
- R1750: 10K
- R1751: 10K
- R1752: 10K
- R1753: 10K
- R1754: 10K
- R1755: 10K
- R1756: 10K
- R1757: 10K
- R1758: 10K
- R1759: 10K
- R1760: 10K
- R1761: 10K
- R1762: 10K
- R1763: 10K
- R1764: 10K
- R1765: 10K
- R1766: 10K
- R1767: 10K
- R1768: 10K
- R1769: 10K
- R1770: 10K
- R1771: 10K
- R1772: 10K
- R1773: 10K
- R1774: 10K
- R1775: 10K
- R1776: 10K
- R1777: 10K
- R1778: 10K
- R1779: 10K
- R1780: 10K
- R1781: 10K
- R1782: 10K
- R1783: 10K
- R1784: 10K
- R1785: 10K
- R1786: 10K
- R1787: 10K
- R1788: 10K
- R1789: 10K
- R1790: 10K
- R1791: 10K
- R1792: 10K
- R1793: 10K
- R1794: 10K
- R1795: 10K
- R1796: 10K
- R1797: 10K
- R1798: 10K
- R1799: 10K
- R1800: 10K
- R1801: 10K
- R1802: 10K
- R1803: 10K
- R1804: 10K
- R1805: 10K
- R1806: 10K
- R1807: 10K
- R1808: 10K
- R1809: 10K
- R1810: 10K
- R1811: 10K
- R1812: 10K
- R1813: 10K
- R1814: 10K
- R1815: 10K
- R1816: 10K
- R1817: 10K
- R1818: 10K
- R1819: 10K
- R1820: 10K
- R1821: 10K
- R1822: 10K
- R1823: 10K
- R1824: 10K
- R1825: 10K
- R1826: 10K
- R1827: 10K
- R1828: 10K

**VCCIO6 Domain**  
Operating Voltage=1.8V/3.3V


Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package


## RK3568\_R (MIPI\_DSI\_TX0/LVDS\_TX0)



## RK3568\_S (MIPI\_DSI\_TX1)




## RK3568\_T (eDP TX)




**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package.

**Rockchip Confidential**

## RK3568\_Q (HDMI2.0 TX)



 **www.t-firefly.com**

**Title: RK3568\_V0 Interface 1**

**File: ROC-3568-PC** **REV: V0.1**

**Create Date: Monday, March 30, 2020** **Page Num: 17**

**Modify Date: Wednesday, May 19, 2021** **Page Total: 45**

# RK3568\_L (VCCIO5 Domain)

U1000L

## VCCIO5 Domain




Operating Voltage=1.8V/3.3V

LCDC D0	/ VOP BT656 D0 M0	/ SPI0 MISO M1	/ PCIE20 CLKREQn M1	/ I2S1 MCLK M2	/ GPIO2 D0 d
LCDC D1	/ VOP BT656 D1 M0	/ SPI0 MOSI M1	/ PCIE20 WAKEn M1	/ I2S1 SCLK TX M2	/ GPIO2 D1 d
LCDC D2	/ VOP BT656 D2 M0	/ SPI0 CS0 M1	/ PCIE30X1 CLKREQn M1	/ I2S1 LRCK TX M2	/ GPIO2 D2 d
LCDC D3	/ VOP BT656 D3 M0	/ SPI0 CLK M1	/ PCIE30X1 WAKEn M1	/ I2S1 SDIO M2	/ GPIO2 D3 d
LCDC D4	/ VOP BT656 D4 M0	/ SPI2 CS1 M1	/ PCIE30X2 CLKREQn M1	/ I2S1 SDI1 M2	/ GPIO2 D4 d
LCDC D5	/ VOP BT656 D5 M0	/ SPI2 CS0 M1	/ PCIE30X2 WAKEn M1	/ I2S1 SDI2 M2	/ GPIO2 D5 d
LCDC D6	/ VOP BT656 D6 M0	/ SPI2 MOSI M1	/ PCIE30X2 PERSTn M1	/ I2S1 SDI3 M2	/ GPIO2 D6 d
LCDC D7	/ VOP BT656 D7 M0	/ SPI2 MISO M1	/ UART8 TX M1	/ I2S1 SDO0 M2	/ GPIO2 D7 d
LCDC CLK	/ VOP BT656 CLK M0	/ SPI2 CLK M1	/ UART8 RX M1	/ I2S1 SDO1 M2	/ GPIO3 A0 d
LCDC D8	/ VOP BT1120 D0	/ SPI1 CS0 M1	/ PCIE30X1 PERSTn M1	/ SDMMC2 D0 M1	/ GPIO3 A1 d
LCDC D9	/ VOP BT1120 D1	/ GMAC1 TXD2 M0	/ I2S3 MCLK M0	/ SDMMC2 D1 M1	/ GPIO3 A2 d
LCDC D10	/ VOP BT1120 D2	/ GMAC1 TXD3 M0	/ I2S3 SCLK M0	/ SDMMC2 D2 M1	/ GPIO3 A3 d
LCDC D11	/ VOP BT1120 D3	/ GMAC1 RXD2 M0	/ I2S3 LRCK M0	/ SDMMC2 D3 M1	/ GPIO3 A4 d
LCDC D12	/ VOP BT1120 D4	/ GMAC1 RXD3 M0	/ I2S3 SDO M0	/ SDMMC2 CMD M1	/ GPIO3 A5 d
LCDC D13	/ VOP BT1120 CLK	/ GMAC1 TXCLK M0	/ I2S3 SDI M0	/ SDMMC2 CLK M1	/ GPIO3 A6 d
LCDC D14	/ VOP BT1120 D5	/ GMAC1 RXCLK M0	/ SDMMC2 DET M1	/ GPIO3 A7 d	
LCDC D15	/ VOP BT1120 D6	/ ETH1 REFCLK0 25M M0	/ SDMMC2 PWREN M1	/ GPIO3 B0 d	
LCDC D16	/ VOP BT1120 D7	/ GMAC1 RXD0 M0	/ UART4 RX M1	/ PWM8 M0	/ GPIO3 B1 d
LCDC D17	/ VOP BT1120 D8	/ GMAC1 RXD1 M0	/ UART4 TX M1	/ PWM9 M0	/ GPIO3 B2 d
LCDC D18	/ VOP BT1120 D9	/ GMAC1 RXDV CRS M0	/ I2C5 SCL M0	/ PDM SDI0 M2	/ GPIO3 B3 d
LCDC D19	/ VOP BT1120 D10	/ GMAC1 RXER M0	/ I2C5 SDA M0	/ PDM SDI1 M2	/ GPIO3 B4 d
LCDC D20	/ VOP BT1120 D11	/ GMAC1 TXD0 M0	/ I2C3 SCL M1	/ PWM10 M0	/ GPIO3 B5 d
LCDC D21	/ VOP BT1120 D12	/ GMAC1 TXD1 M0	/ I2C3 SDA M1	/ PWM11 IR M0	/ GPIO3 B6 d
LCDC D22	/ PWM12 M0	/ GMAC1 TXEN M0	/ UART3 TX M1	/ PDM SDI2 M2	/ GPIO3 B7 d
LCDC D23	/ PWM13 M0	/ GMAC1 MCLKINOUT M0	/ UART3 RX M1	/ PDM SDI3 M2	/ GPIO3 C0 d
LCDC HSYNC	/ VOP BT1120 D13	/ SPI1 MOSI M1	/ PCIE20 PERSTn M1	/ I2S1 SDO2 M2	/ GPIO3 C1 d
LCDC VSYNC	/ VOP BT1120 D14	/ SPI1 MISO M1	/ UART5 TX M1	/ I2S1 SDO3 M2	/ GPIO3 C2 d
LCDC DEN	/ VOP BT1120 D15	/ SPI1 CLK M1	/ UART5 RX M1	/ I2S1 SCLK RX M2	/ GPIO3 C3 d
PWM14 M0	/ VOP PWM M1	/ GMAC1 MDC M0	/ UART7 TX M1	/ PDM CLK1 M2	/ GPIO3 C4 d
PWM15 IR M0	/ SPDIF TX M1	/ GMAC1 MDIO M0	/ UART7 RX M1	/ I2S1 LRCK RX M2	/ GPIO3 C5 d

RK3568-Socket

BGA636\_65Rx65Rx45R3\_S

VCCIO5\_1  
VCCIO5\_2



### Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential



www.t-firefly.com

Title: RK3568 V0 Interface 2

File: ROC-3568-PC

REV: V0.1

Create Date: Wednesday, May 06, 2020

Page Num: 18

Modify Date: Wednesday, May 19, 2021

Page Total: 45

# RK3568\_H (VCCIO1 Domain)

U1000H

## VCCIO1 Domain

Operating Voltage=1.8V/3.3V



I2C3 SDA M0	/ UART3 RX M0	CAN1 RX M0	/ AUDIOPWM LOUT P	/ ACODEC ADC DATA	/ GPIO1 A0 u
I2C3 SCL M0	/ UART3 TX M0	CAN1 TX M0	/ AUDIOPWM LOUT N	/ ACODEC ADC CLK	/ GPIO1 A1 u
I2S1 MCLK M0	/ UART3 RTSn M0	/ SCR CLK	/ PCIE30X1 PERSTn M2		/ GPIO1 A2 d
I2S1 SCLK TX M0	/ UART3 CTSn M0	/ SCR IO	/ PCIE30X1 WAKEn M2	/ ACODEC DAC CLK	/ GPIO1 A3 d
I2S1 SCLK RX M0	/ UART4 RX M0	/ PDM CLK1 M0	/ SPDIF TX M0		/ GPIO1 A4 d
I2S1 LRCK TX M0	/ UART4 RTSn M0	/ SCR RST	/ PCIE30X1 CLKREQn M2	/ ACODEC DAC SYNC	/ GPIO1 A5 d
I2S1 LRCK RX M0	/ UART4 TX M0	/ PDM CLK0 M0	/ AUDIOPWM ROUT P		/ GPIO1 A6 d
I2S1 SDO0 M0	/ UART4 CTSn M0	/ SCR DET	/ AUDIOPWM ROUT N	/ ACODEC DAC DATAL	/ GPIO1 A7 d
I2S1 SDO1 M0	/ I2S1 SDI3 M0	/ PDM SDI3 M0	/ PCIE20 CLKREQn M2	/ ACODEC DAC DATAR	/ GPIO1 B0 d
I2S1 SDO2 M0	/ I2S1 SDI2 M0	/ PDM SDI2 M0	/ PCIE20 WAKEn M2	/ ACODEC ADC SYNC	/ GPIO1 B1 d
I2S1 SDO3 M0	/ I2S1 SDI1 M0	/ PDM SDI1 M0	/ PCIE20 PERSTn M2		/ GPIO1 B2 d
	/ I2S1 SDI0 M0	/ PDM SDI0 M0			/ GPIO1 B3 d

RK3568-Socket

BGA636\_65Rx65Rx45R3\_S

Default:RK809+PDM MIC

D18	I2C3_SDA	<<	>>	I2C3_SDA_M0
E18	I2C3_SCL	<<	>>	I2C3_SCL_M0
A19	I2S1_MCLK_M0	<<	>>	I2S1_MCLK_M0_RK809
E19	I2S1_SCLK_TX_M0	<<	>>	I2S1_SCLK_TX_M0_RK809
F18	I2S1_SCLK_RX_M0/PDM_CLK1_M0/GPIO1_A4	<<	>>	HUB_RST_GPIO1_A4_d
A20	I2S1_LRCK_TX_M0	<<	>>	I2S1_LRCK_TX_M0_RK809
C20	I2S1_LRCK_RX_M0/PDM_CLK0_M0	<<	>>	PDM_CLK0_M0_RK809
B20	I2S1_SDO0_M0	<<	>>	I2S1_SDO0_M0_RK809
D20	GPIO1_B0	<<	>>	DIY1_LED_GPIO1_B0
E20	GPIO1_B1	<<	>>	WORK_LED_GPIO1_B1
A21	GPIO1_B2	<<	>>	DIY_LED_GPIO1_B2
B21	I2S1_SDIO_M0/PDM_SDIO_M0	<<	>>	I2S1_SDIO_M0/PDM_SDIO_M0_RK809



### Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package



www.t-firefly.com

Title: RK3568 Audio Interface

File: ROC-3568-PC

REV: V0.1

Create Date: Monday, March 30, 2020



Page Num: 19

Modify Date: Wednesday, May 19, 2021

Page Total: 45

Rockchip Confidential

2021/3/24



VCC12V DCIN

C2015 10uF/50V

C9522 10uF/50V

C9523 10uF/50V

C2016 100nF/50V

C0805



C0805

C0805

C0603


EXT\_EN

2021/3/24




I2C0\_SCL\_PMIC  
 I2C0\_SDA\_PMIC  
 PMIC\_INT\_L  
 PMIC\_SLEEP\_H  
 RK809\_32KOUT\_WIFI  
 RK809\_32KOUT\_SOC  
 RESETn  
 VDD\_CPU\_COM  
 I2S1\_MCLK\_M0\_RK809  
 I2S1\_SCLK\_TX\_M0\_RK809  
 I2S1\_LRCLK\_TX\_M0\_RK809  
 I2S1\_SDOO\_M0\_RK809  
 I2S1\_SDIO\_M0/PDM\_SDIO\_M0\_RK809  
 PDM\_CLK0\_M0\_RK809  
 EXT\_EN  
 RPL\_OUT  
 HP\_SNS  
 RPR\_OUT  
 SPKN\_OUT  
 SPKP\_OUT  
 MIC1\_INP  
 MIC1\_INN  
 PWRON\_KEY  
 RESET\_KEY


## PMIC RK809 DCDC




## PMIC RK809 LDO



## PMIC RK809 Managerment




## PMIC RK809 CODEC




Rockchip Confidential

[www.t-firefly.com](http://www.t-firefly.com)  
**Title: Power PMIC**  
**File: ROC-3568-PC**  
 Create Date: Monday, May 18, 2020  
 Modify Date: Wednesday, May 19, 2021  
 Page Num: 21  
 Page Total: 45

## VDD\_CPU



## RTC IC



www.t-firefly.com

Title: Power\_other

File: ROC-3568-PC

REV: V0.1

Create Date: Monday, May 18, 2020

Page Num: 22



Modify Date: Wednesday, May 19, 2021

Page Total: 45



# Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)



Note:  
FLASH VOL SEL state decided  
to VCCIO2 domain IO driven by default  
Logic=L:3.3V IO driven  
Logic=H:1.8V IO driven



[www.t-firefly.com](http://www.t-firefly.com)

Title: Power Flash Power Manage

File: ROC-3568-PC

REV: V0.1


Create Date: Tuesday, May 19, 2020

Page Num: 23


Modify Date: Wednesday, May 19, 2021

Page Total: 45

Rockchip Confidential




Note:  
USB 3.0 的 不能随便换 掉  
如需换那么必须选择相同的 规格。


 $C_j \leq 0.4 \text{ pF}$ 

USB2.0 HOST2  
USB2.0 HOST3


USB2.0 HUB





## DEBUG




## KEY





## LED




[www.t-firefly.com](http://www.t-firefly.com)


<b>Title:</b> KEY/LED/DEBUG	
<b>File:</b> ROC-3568-PC	REV: V0.1
Create Date: Wednesday, November 04, 2020	Page Num: 26
Modify Date: Wednesday, May 19, 2021	Page Total: 45



[www.t-firefly.com](http://www.t-firefly.com)


Title: DRAM-LPDDR4X 1X32bit 200P	
File: ROC-3568-PC	REV: V0.1
Create Date: Thursday, January 14, 2021	Page Num: 27
Modify Date: Wednesday, May 19, 2021	Page Total: 45

>>eMMC\_D0/FLASH\_D0  
 >>eMMC\_D1/FLASH\_D1  
 >>eMMC\_D2/FLASH\_D2  
 >>eMMC\_D3/FLASH\_D3  
 >>eMMC\_D4/FLASH\_D4  
 >>eMMC\_D5/FLASH\_D5  
 >>eMMC\_D6/FLASH\_D6  
 >>eMMC\_D7/FLASH\_D7  
  
 >>eMMC\_CMD/FLASH\_WRn  
  
 >>eMMC\_CLKOUT/FLASH\_DQS  
  
 >>eMMC\_DATA\_STROBE/FLASH\_CLE



KLMBG2JETD-B041

SDINBDA6-32G-XI1






EMMC\_B153\_2L  
BGA153\_13RX11R5X0R9\_2L

**www.t-firefly.com**

<b>Title: Flash-eMMC Flash</b>		
<b>File: ROC-3568-PC</b>		<b>REV: V0.1</b>
<b>Create Date:</b> Thursday, May 07, 2020	<b>Page Num:</b> 28	
<b>Modify Date:</b> Wednesday, May 19, 2021	<b>Page Total:</b> 45	

**Rockchip Confidential**





[www.t-firefly.com](http://www.t-firefly.com)

<b>Title:</b> Flash-MicroSD Card		
<b>File:</b> ROC-3568-PC		REV: V0.1
Create Date:	Thursday, May 07, 2020	Page Num: 29
Modify Date:	Wednesday, May 19, 2021	Page Total: 45






>>FSPI\_CLK/FLASH\_ALE  
 >>FSPI\_D0/FLASH\_RDY  
 >>FSPI\_D1/FLASH\_RDn  
 >>eMMC\_RSTn/FSPI\_D2/FLASH\_WPn  
 >>FSPI\_D3/FLASH\_CS1n  
 >>FSPI\_CS0n/FLASH\_CS0n



Default: 1.8V

SPI Nor: W25Q256JWEIQ 1.8V--DEFAULT  
 W25Q256FV, GD25Q256D 3.3V




**J4701**  
**FPC\_30PIN\_OD5**

**FPC\_30PIN\_OD5**

I2C4\_SDA\_M0X >>> SDA\_CAM0 1.8V 1  
CAMERA01\_RST\_M0X00T0\_B4 SCL\_CAM0 1.8V 2  
CAM\_RST\_OFIO0\_D5\_I4S MIPI\_PDN0\_CAM 1.8V 3  
CIF\_CLKROUT MIPI\_RESET0\_CAM 1.8V 4  
CAMERA1\_PDN\_E\_OFIO0\_B5 MIPI\_MCLK0 1.8V 5  
CAM1\_RST\_OFIO0\_D6\_I4S MIPI\_PDN1\_CAM 1.8V 6  
MIPI\_RESET1\_CAM 1.8V 7  
MIPI\_MCLK1 1.8V 8  
MIPI\_CSI\_RX\_D0P >>> 9  
MIPI\_CSI\_RX\_D0N >>> 10  
MIPI\_CSI\_RX\_D1P >>> 11  
MIPI\_CSI\_RX\_D1N >>> 12  
MIPI\_CSI\_RX\_CLK0P >>> 13  
MIPI\_CSI\_RX\_CLK0N >>> 14  
MIPI\_CSI\_RX\_D2P >>> 15  
MIPI\_CSI\_RX\_D2N >>> 16  
MIPI\_CSI\_RX\_D3P >>> 17  
MIPI\_CSI\_RX\_D3N >>> 18  
MIPI\_CSI\_RX\_CLK1P >>> 19  
MIPI\_CSI\_RX\_CLK1N >>> 20  
VCC5V0\_SYS 21  
GND 22  
GND 23  
GND 24  
GND 25  
GND 26  
GND 27  
GND 28  
GND 29  
GND 30



OUT\_CAM R4719 100R R0402  
R4720 120R R0402  
1x4Lane-Camera  
2x2Lane-Camera

20210324




**Rockchip Confidential**

>>HDMI\_TX2P\_PORT  
 >>HDMI\_TX2N\_PORT  
 >>HDMI\_TX1P\_PORT  
 >>HDMI\_TX1N\_PORT  
 >>HDMI\_TX0P\_PORT  
 >>HDMI\_TX0N\_PORT  
 >>HDMI\_TXCLKP\_PORT  
 >>HDMI\_TXCLKN\_PORT  
 <<HDMITX\_SCL  
 <<HDMITX\_SDA  
 <<HDMITX\_CEC\_M0  
 <<HDMI\_TX\_HPDIN




$C_j \leq 0.4 \text{ pF}$




## HDMI TX DDC



## HDMI TX CEC



## HDMI TX HPD



www.t-firefly.com

Title: VO-HDMI2.0 TX

File: ROC-3568-PC

REV: V0.1

Create Date: Thursday, May 07, 2020

Page Num: 32

Modify Date: Wednesday, May 19, 2021

Page Total: 45

Rockchip Confidential



>> MIPI\_DSI\_TX1\_D0P  
 >> MIPI\_DSI\_TX1\_D0N  
 >> MIPI\_DSI\_TX1\_D1P  
 >> MIPI\_DSI\_TX1\_D1N  
 >> MIPI\_DSI\_TX1\_D2P  
 >> MIPI\_DSI\_TX1\_D2N  
 >> MIPI\_DSI\_TX1\_D3P  
 >> MIPI\_DSI\_TX1\_D3N  
 >> MIPI\_DSI\_TX1\_CLKP  
 >> MIPI\_DSI\_TX1\_CLKN




<< I2C5\_SCL\_M0  
 << I2C5\_SDA\_M0  
 << TP1\_INT\_GPIO2\_D7\_3V3

>> LCD1\_BL\_PWM5  
 >> LCD1\_PWREN\_H\_GPIO0\_C5


>> BL\_EN1\_GPIO4\_D2  
 >> LCD1\_RST\_GPIO3\_B6  
 >> TP1\_RST\_L\_GPIO0\_B7

<< SARADC\_VIN3\_LCD\_ID


SARADC\_VIN3\_LCD\_ID R5402\_0R R0402 I2C\_ID2




**Rockchip Confidential**


[www.t-firefly.com](http://www.t-firefly.com)

<b>Title:</b> V0-LCM MIPI-DSI TX1	
<b>File:</b> ROC-3568-PC	REV: V0.1
Create Date: Tuesday, May 19, 2020	Page Num: 34
Modify Date: Wednesday, May 19, 2021	Page Total: 45








Notes:  
Adjusted the load capacitance  
according to the crystal specification.

Please choose IO voltage values  
according to the real mounted module  
and modify the corresponding  
software configuration.


Rockchip Confidential









RGMII Power Source	CFG_EXT	CFG_LDO[1:0]	
External 3.3V	1'b1	2'b00	
External 1.8V (default)	1'b1	2'b10	
Internal 1.8V	1'b0	2'b10	







PHY1\_LED2/CFG\_LD01


PHY1\_LED1/CFG\_LD00

Reserve for EMI




# Headphone

>>HPL\_OUT  
 >>HP\_SNS  
 >>HPR\_OUT  
  
 <<MIC1\_INP  
 <<MIC1\_INN  
  
 <<HP\_DET




www.t-firefly.com

Title: Audio Port		
File: ROC-3568-PC		REV: V0.1
Create Date: Tuesday, May 19, 2020	Page Num: 39	
Modify Date: Wednesday, May 19, 2021	Page Total: 45	





PI6C_SS1	PI6C_SS0	Spread %
0	0	No Spread
0	1	-0.5
1	0	-1.0
1	1	No Spread





I2C5\_SCL\_M0  
I2C5\_SDA\_M0  
GSensor\_INT\_L\_GPIO3\_C1

## Gyroscope+G-sensor




		<a href="http://www.t-firefly.com">www.t-firefly.com</a>	
Title: Sensor			
File: ROC-3568-PC		REV: V0.1	
Create Date:	Tuesday, May 19, 2020	Page Num:	41
Modify Date:	Wednesday, May 19, 2021	Page Total:	45





[illegible]

TYPECO_TX1N				TYPECO_TX2N				TYPECO_TX3N			
TYPECO_TX1N				TYPECO_TX2N				TYPECO_TX3N			
TYPECO_TX1P				TYPECO_TX2P				TYPECO_TX3P			
TYPECO_TX1P				TYPECO_TX2P				TYPECO_TX3P			
TYPECO_RX1N				TYPECO_RX2N				TYPECO_RX3N			
TYPECO_RX1N				TYPECO_RX2N				TYPECO_RX3N			
TYPECO_RX1P				TYPECO_RX2P				TYPECO_RX3P			
TYPECO_RX1P				TYPECO_RX2P				TYPECO_RX3P			

[illegible]



Note:  
USB3.0 的 不能随便换 掉  
如需换那么必须选择相同的 规格。











## SPK

Note: 8ohm/1.3W  
Speaker Output



CAN1\_M1



[www.t-firefly.com](http://www.t-firefly.com)

Title: Mark/Hole/Heatsink	
File: ROC-3568-PC	REV: V0.1
Create Date: Tuesday, May 19, 2020	Page Num: 45
Modify Date: Wednesday, May 19, 2021	Page Total: 45