


NVIDIA RTX3070

03/13/2024 04:11 PM



PG142-B00
DP + DP + DP + HDMI/DP


TABLE OF CONTENTS

Page	Description	Page	Description	Page	Description
1	Table of Contents	26	MISC1: ROM, XTAL,STRAPS	51	FAN & LED
2	Block Diagram	27	MISC2: JTAG,GPIO,ADC,I2C,FL,STEERO	52	PS:OVRM_PWR_SENSE
3	PCI Express	28	MISC3: RGB	53	MECH
4	PCIE GEN4 RC TERMINATIONS	29	PS: 1V8	54	PTC
5	MEMORY: GPU FB_AB	30	PS: 5V		
6	MEMORY: FBA[31:0]	31	PS: PEXVDD		
7	MEMORY: FBA[63:32]	32	PS: FBVDDQ		
8	MEMORY: FBB[31:0]	33	PS: FBVDDQ PH2		
9	MEMORY: FBB[63:32]	34	PS: NVVDD Controller		
10	MEMORY: GPU FB_CD	35	BLANK PAGE		
11	MEMORY: FBC[31:0]	36	PS: NVVDD PH4, PH6		
12	MEMORY: FBC[63:32]	37	PS: NVVDD PH1, PH3		
13	MEMORY: FBD[31:0]	38	PS: NVVDD PH2, PH5		
14	MEMORY: FBD[63:32]	39	PS: NVVDD PH9		
15	GPU PWR & GND 1	40	PS: NVVDD PH7		
16	GPU PWR & GND 2	41	PS: NVVDD PH10, PH8		
17	GPU PWR & GND 3 (XVDD)	42	PS: OVRS_INPUT POWER BALANCE		
18	GPU DECOUPLING FBVDDQ	43	PS: RDT3_12V & 0V3_1 Switcher		
19	GPU DECOUPLING NVVDD	44	PS: INPUTS_FILTERING and MONITORING		
20	GPU DECOUPLING NVVDD	45	PS: PEX_1V7, PEX_3V3 AND A3V3_AUX		
21	IO: IFPAB NC	46	PS: STEERING, UPB, HOT UNPLUG		
22	IO: IFPF DP	47	SEQ: 5V, 1V8, 3V3_SEQ		
23	IO: IFPE DP	48	SEQ: NVVDD, PEX, FBVDDQ ENABLE		
24	IO: IFPD DP	49	SEQ: MISC		
25	IO: IFPC HDMI/DP	50	SEQ: VOLTAGE MONITOR		





POWER SUPPLY
















decap via : at least 2 gnd vias and 2 power vias for each cap




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE PROVIDED AS IS. THE MATERIALS ARE PROVIDED WITHOUT WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


ASSEMBLY PAGE DETAIL
-ASSEMBLY DESCRIPTION-
MEMORY: FBA(31.0)































ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS: THE MATERIALS
MAINTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS
ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE PRACTICE, OR INDUSTRY
STANDARDS.


FBVDDQ

UNDER GPU: 24x 0402 1uF; 8x 0603 10uF






FBVDDQ

5x 0603 10uF; 9X 0603 22uF






UNDER GPU




UNDER GPU

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS ARE PROVIDED WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL SUCH WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.











Del NV LED

WHITE DRIVE

LOGO LED WHITE


LOGO LED RED


RED DRIVE

GREEN DRIVE


BLUE DRIVE








$$0.6V \cdot (1 + 10K/16.9K) = 0.955V$$






DUAL MOS \$ iOwO@OUG

DIP ŞİSMD
Co-Lay

DIP ŞİSMD Co-Lay



BLANK PAGE




https://t.me/schematics_laptop

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.




ASSEMBLY PAGE DETAIL
-ASSEMBLY DESCRIPTION-
BLANK PAGE



GIGABYTE			
Title BLANK			
Size Custom	Document Number GV-N3070AORUS M-8GD		Rev 1.0
Date Tuesday, July 21, 2020		Sheet 95 of 97	



NVVDD PH4(PWM4)





NVVDD PH6(PWM6)









NVVDD PH5(PWM5)






NVVDD PH9 (PWM3) change to PH2b (PWM2)




NVVDD PH6b (PWM6b)









NVVDD PH8(PWM8)









AND GATE LOGIC					
GPIO1	GPIO29	SWITCH	VOUT	SWITCH	VOUT
0	0	0	12V	0	VOUT = VIN1
0	1	0	12V	1	VOUT = VIN2
1	0	0	12V		
1	1	1	3V3A		








ADD PEX8 2





SEQ: 5V, 1V8, 3V3 SEQ, DDC 5V, DP AUX PROT

Size	Document Number
Custom	GV-N3070AORUS M-8GD
Date:	Tuesday, September 08, 2020
Sheet	47 of 57




ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS ARE PROVIDED WITHOUT WARRANTY OF ANY KIND, INCLUDING WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE PRACTICE, OR INDUSTRY STANDARDS.







MODE PIN STATUS		MULTIPLEXER OPERATION	
LOW		DEVICE A	
TRI-STATE(FLOATING)		STAND-ALONE	
HIGH		DEVICE B	

ENABLE PIN STATUS		MULTIPLEXER OPERATION	
LOW		FULLY FUNCTIONAL	
TRI-STATE(FLOATING)		LIMITED FUNCTION	
HIGH		STANDBY	



ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED AS IS. THE MATERIALS ARE PROVIDED WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF DESIGN, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.





History

Date	Modify
2018.07.21	First version

https://t.me/schematics_laptop