

BEIQI_CE_RK3568_LDDR4P_V1.0

Tuesday, April 13, 2021 V1.0 0 of 99

Table of Content

rable of	Content
Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Diagram
Page 6	05.Power Sequence/IO Domain Map
Page 7	06.UART Map
Page 8	07.12C Bus Map
Page 9	08.USB3/PCIE30 Fun Map
Page 10	10.RK3568_Power/GND
Page 11	11.RK3568_DDR PHY
Page 12	12.RK3568_OSC/PLL/PMUIO
Page 13	13.RK3568_Flash/SD Controller
Page 14	14.RK3568_USB/PCIe/SATA PHY
Page 15	15.RK3568 SARADC/GPIO
Page 16	16.RK3568_VI Interface
Page 17	17.RK3568_VO Interface_1
Page 18	18.RK3568 VO Interface 2
Page 19	19.RK3568_Audio Interface
Page 20	20.Power_DC IN
Page 21	21.Power_PMIC
Page 22	22.Power_other
Page 23	23.Power_Flash Power Manage
Page 24	25.USB2/USB3 Port
Page 25	38.DRAM-LPDDR4X_1X32bit_200P
Page 26	40.Flash-eMMC Flash
Page 27	42.Flash-MicroSD Card
Page 28	50.VO-HDMI2.0 TX
Page 29	52.High speed expantion 1
Page 30	54.High speed expantion 2
Page 31	56.LOW SPEED expantion
Page 32	62.WIFI/BT-SDIO_K019
Page 33	67.Ethernet-GEPHY_RGMII0
Page 34	68.Ethernet-GEPHY_RGMII1
Page 35	83.M.2 SSD
Page 36	84.M2_5G
Page 37	92.KEY Array
Page 38	98.DEBUG/FAN
Page 39	99.Mark/Hole/Heatsink
Page 40	, , , , , , , , , , , , , , , , , , ,
Page 41	
Page 42	
Page 43	19
Page 44	
Page 45	2
Page 46	
Page 47	
Page 48	\circ
Page 49	
Page 50	
Page 50	
Page 52	1
Page 53	N.V

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

 ${Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}$

Description

Note

Option

Notes

NOTE 1

Component parameter description

- 1. DNP stands for component not mounted temporarily
- 2. If Value or option is DNP, which means the area is reserved without being mounted


NOTE 2:


Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.

☑ 贝启科技 厦门贝启科技有限公司					
項目:	BEIQI_CE_RK3568				
文件:	BEIQI_CE_RK3568_LPDDR4				
图纸:	01.Index and Notes				
修改日期:	Tuesday, April 13, 2021	版本:	V1.0		
设计者:	CZA	页码:	1 of 99		
	-				

V1.0 2021-02-06 CZA 1:Revision preliminary version 1:Revision preliminary version V1.0 2021-02-06 CZA 1:Revision preliminary version	Version Date	By	Change Dsecription	Approved
RATIRIAN REPLANT	V1.0 2021-	-02-06 CZA	1:Revision preliminary version	
RATIRARY	DROID NO ROLL		E8 ANDROID 12 PC-LIPV	
WERT IT			AN SHOPE	STATE OF THE STATE
		NRATIF		NRATIF

.01






Power Sequence VCC12V_DCIN VCC3V3 SYS VCC5V0_SYS VCC5V0_USB VDDAOV9 PMU VDDA_0V9 VDD_LOGIC VCC3V3_PMU VDD_GPU VDD_NPU VCCA1V8_PMU VCCA_1V8 VCC_1V8 VCC2V5_DDR VDD_CPU VCC_DDR VCC_3V3 VCCIO_SD VCC3V3_SD RESETn VDDA0V9_IMAGE VCCA1V8_IMAGE VCCIO_ACODEC


Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Curren
VCC3V3_SYS	RK809 BUCK1	2.5A	VDD LOGIC	Slot:1	0.9V	ON	OFF	TBD	TBD
VCC3V3 SYS	RK809 BUCK2	2.5A	VDD GPU	Slot:2	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0.9V	OFF	OFF	TBD	TBD
	RK809_LD01	0.4A	VDDAOV9_IMAGE	N/A	0.9V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_LD02	0.4A	VDDA_0V9	Slot:1	0.9V	ON	OFF	TBD	TBD
	RK809_LD03	0.1A	VDDAOV9_PMU	Slot:1	0.9V	ON	ON	TBD	TBD
	RK809_LD04	0.4A	VCCIO_ACODEC	N/A	3.3V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_LD05	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_LD06	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON	TBD	TBD
	RK809_LD07	0.4A	VCCA_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_LD08	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON	TBD	TBD
	RK809_LD09	0.4A	VCCA1V8_IMAGE	W/A	1.8V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
VCC3V3 SYS	RK809_SW1	2.1A	VCC_3V3	Slot:4	3.3V	ON	OFF	TBD	TBD
VCC3V3_373	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	ON	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5VO_SYS	Slot:0	5.0V	ON	OFF	TBD	TBD
VCC5VO_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	ON	TBD	TBD


IO Power Domain Map Updates must be Revision accordingly!


10	Pin Num			IO Voltage		Actual assigned 10 Domain Voltage			Makes
Domain	PIN NUM	3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	Notes		
PMUI 01	Pin Y20	/	×	VCC3V3_PMU	VCC3V3_PMU	3.3V	2		
PMUI 02	Pin W19	>	✓	VCC3V3_PMU	VCC3V3_PMU	3.3V	12,		
VCCI 01	Pin H17	/	/	VCCIO_ACODEC	VCCIO_ACODE	C 3.3V			
VCC102	Pin H18	/	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V,FLASH_VOL_SEL must be logic low		
VCC103	Pin L22	/	✓	VCCIO_SD	VCCIO_SD	3.3V	24.		
VCCI 04	Pin J21	>	/	VCCIO4	VCC_1V8	1.8V			
VCCI O5	Pin V10 Pin V11	/	/	VCCIO5	VCC_3V3	3.3V			
VCCIO6	Pin R9 Pin U9	/	/	VCCIO6	VCC_1V8	1.8V			
VCC107	Pin V12	/	/	VCCIO7	VCC_3V3	3.3V	10000000000000000000000000000000000000		


1	5	贝启科技 厦门贝启科技有限公					
ı	项目:	BEIQI_CE_RK3568					
	文件:	BEIQI_CE_RK3568_LPDDR4					
	图纸:	05.Power Sequence/IO Domain Map					
	修改日期:	Tuesday, April 13, 2021	版本:	V1.0			
	设计者:	CZA	页码:	5 of 99			




















RK3568_K(VCCIO4 Domain) RK3568_O(SARADC/OTP) VCCIO4 Domain SARADC SARADC_VINO_KEY/RECOVERY C1500 1 [2 lnF X5R 50V [Operating Voltage=1.8V/3.3V 2 1nF X5R 50V C0402 SAPADO UTN 2 1nF X5R 50V SARADC VIN2 2 1nF X5R 50V GPIO2_A7 C1504 1 X5R 50V / GMACO_TXCLK / UART9_TX_MO GPIO2_B0 2 1nF X5R 50V C1505 1 SARADO VINE SARADC_VIN7 SARADC AVDD 1V8 VCCA 1V8 SARADC_AVDD_1V8 GMACO_RXDV_CRS 100nF OTP OTP VCC18 ≪uart8 rx mo GPIO2_C6_ bga636 19r00x19r00x1r20 100nF C1510 100nF SARADC_VIN2_LCD_ID X5R 10V C0201 SARADO VINS R1519 1 DNP 2 0.1R R0603 SARADC_VIN4 SARADC_VIN5 SARADC AVDD 1V8 RK3568 N(VCCIO7 Domain) Note: R1505 R1506 R1500 R1502 R1503 R1504 Must be mounted 10K > 10K 10K R0402 R0402 R0402 R0402 R0402 R0402 R0402 VCCIO7 Domain SARADC_VINO_KEY/RECOVERY Operating Voltage=1.8V/3.3V SARADC VIN2 LCD ID SARADC_VIN4 SARADC_VIN5 SARADC_VIN6 GPIO4_D2 SARADC AVDD 1V8 SARADC AVDD 1V8 VCC_1V8 SARADC_VIN1_EVB_HW_ID Rdown R1501 R10691 C1517 100nF X5R 10V C0201 1023 RK3568-Socket bga636_19r00x19r00x1r20 R0402 R0402 EVB3 18K 681 SARADC VIN1 EVB HW ID 51K 512 EVB4 R10693 EVB5 10K 1% R0402 20K 1% R0402 170 EVB8 Caps of between dashed green lines 贝启科技 厦门贝启科技有限公司 and U1000 should be placed under the U1000 package____ BEIQI_CE_RK3568_LPDDR4 图纸: 15.RK3568_SARADC/GPIO 修改日期: Tuesday, April 13, 2021 版本, V1.0 设计者: 页码: 15 of 99




RK3568_R(MIPI_DSI_TX0/LVDS_TX0)



RK3568_S(MIPI_DSI_TX1)



RK3568_T(eDP TX)




Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

RK3568_Q(HDMI2.0 TX)

HDMI TMDS trace 100 Ohm ±10%




L	5	贝启科技 beigicloud.com	厦门贝	l启科技	支有限公司
项目		BEIQI_CE_RK3568			
文件		BEIQI_CE_RK3568_LPDDR	₹4		
图纸		17.RK3568_VO Interface_1			
修改	日期:	Tuesday, April 13, 2021		版本:	V1.0
设计	者:	CZA		页码:	17 of 99
_			_		





Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package

「 「						
	5	贝启科技 beigicloud.com 厦门	見启科技	支有限公司		
文件: BEIQI_CE_RK3568_LPDDR4	项目:	BEIQI_CE_RK3568				
	文件:	BEIQI_CE_RK3568_LPDDR4				
图纸: 18.RK3568_VO Interface_2	图纸:	18.RK3568_VO Interface_2				
修改日期: Tuesday, April 13, 2021 版本: V1.0	修改日期:	Tuesday, April 13, 2021	版本:	V1.0		
设计者: CZA 页码: 18 of 99	设计者:	CZA	页码:	18 of 99		











- Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL> Logic=L(Default)







Note:
FLASH_VOL_SEL state decided
to VCCIO2 domain IO driven by default
Logic=L: 3.3V IO driven
Logic=H: 1.8V IO driven

5	贝启科技 beigicloud.com 厦门	D 启科技	支有限公司
项目:	BEIQI_CE_RK3568		
文件:	BEIQI_CE_RK3568_LPDDR4		
图纸:	23.Power_Flash Power Manage		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	23 of 99

