

CE Schematics For RK3568

BEIQI_CE_RK3568_LDDR4P_V1.0

 贝启科技 beiqicloud.com 厦门贝启科技有限公司			
项目:	BEIQI_CE_RK3568		
文件:	BEIQI_CE_RK3568_LPDDR4		
图纸:	00.Cover Page		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	0 of 99

Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Diagram
Page 6	05.Power Sequence/IO Domain Map
Page 7	06.UART Map
Page 8	07.I2C Bus Map
Page 9	08.USB3/PCIE30 Fun Map
Page 10	10.RK3568_Power/GND
Page 11	11.RK3568_DDR PHY
Page 12	12.RK3568_OSC/PLL/PMUIO
Page 13	13.RK3568_Flash/SD Controller
Page 14	14.RK3568_USB/PCIE/SATA PHY
Page 15	15.RK3568_SARADC/GPIO
Page 16	16.RK3568_VI Interface
Page 17	17.RK3568_VO Interface_1
Page 18	18.RK3568_VO Interface_2
Page 19	19.RK3568_Audio Interface
Page 20	20.Power_DC IN
Page 21	21.Power_PMIC
Page 22	22.Power_other
Page 23	23.Power_Flash Power Manage
Page 24	25.USB2/USB3 Port
Page 25	38.DRAM-LPDDR4X_1X32bit_200P
Page 26	40.Flash-eMMC Flash
Page 27	42.Flash-MicroSD Card
Page 28	50.VO-HDMI2.0 TX
Page 29	52.High speed expansion 1
Page 30	54.High speed expansion 2
Page 31	56.LOW SPEED expansion
Page 32	62.WIFI/BT-SDIO_K019
Page 33	67.Ethernet-GEPHY_RGMII0
Page 34	68.Ethernet-GEPHY_RGMII1
Page 35	83.M.2 SSD
Page 36	84.M2_5G
Page 37	92.KEY Array
Page 38	98.DEBUG/FAN
Page 39	99.Mark/Hole/Heatsink
Page 40	
Page 41	
Page 42	
Page 43	
Page 44	
Page 45	
Page 46	
Page 47	
Page 48	
Page 49	
Page 50	
Page 51	
Page 52	
Page 53	

Generate Bill of Materials

Header:

Item\Part\Description\PCB Footprint\Reference\Quantity\Option

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description

Note

Option

Notes


NOTE 1:

Component parameter description


1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:

Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.


 贝启科技 beiqicloud.com		厦门贝启科技有限公司	
项目:	BEIQL_CE_RK3568		
文件:	BEIQL_CE_RK3568_LPDDR4		
图纸:	01.Index and Notes		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	1 of 99

RK3568 Ref Block Diagram




		厦门奥启科技有限公司	
项目:	BEIQI_CE_RK3568	文件:	BEIQI_CE_RK3568_LPDDR4
图例:	03 Block Diagram		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	3 of 99

Power Diagram




12V
Adapter



厦门贝启科技有限公司			
项目:	BEIQI_CE_RK3568		
文件:	BEIQI_CE_RK3568_LPDDR4		
图例:	DL Power Diagram		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	4 of 99

Power Sequence




Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V 0.9V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0.9V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	0.9V	OFF	OFF	TBD	TBD
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	OFF	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	3.3V	OFF	OFF	TBD	TBD
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON	TBD	TBD
	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	1.8V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	ON	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	OFF	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	ON	TBD	TBD

IO Power Domain Map

Updates must be Revision accordingly!

IO Domain	Pin Num	Support IO Voltage		Actual assigned IO Domain Voltage			Notes
		3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	
PMUIO1	Pin Y20	✓	✗	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	Pin W19	✓	✓	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	Pin H17	✓	✓	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	Pin H18	✓	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V, FLASH_VOL_SEL must be logic low
VCCIO3	Pin L22	✓	✓	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	Pin J21	✓	✓	VCCIO4	VCC_1V8	1.8V	
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5	VCC_3V3	3.3V	
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6	VCC_1V8	1.8V	
VCCIO7	Pin V12	✓	✓	VCCIO7	VCC_3V3	3.3V	

 贝启科技 BEIQICLOUD.COM		厦门贝启科技有限公司	
项目:	BEIQL_CE_RK3568		
文件:	BEIQL_CE_RK3568_LPDDR4		
图例:	05.Power Sequence/IO Domain Map		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	5 of 99

UART MAP

RK3568

UART0

M0

UART1

M1

UART2_M1

BT

M0

UART2_M0

USB To UART IC
for Debug

UART2

M1

M0

UART3

M1

UART3_M1

• • • ■

M0

UART4

M1

UART4_M1

• • • ■

M0

UART5

M1

M0

UART6

M1

UART6_M1

M0

UART7

M1

M2

UART8_M0

M0

UART8

M1

M0

UART9

M1

UART9_M1


• • • ■

M2

 贝启科技 beiqicloud.com		厦门贝启科技有限公司	
项目:	BEIQI_CE_RK3568		
文件:	BEIQI_CE_RK3568_LPDDR4		
图纸:	06.UART Map		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	6 of 99

I2C MAP

RK3568



 贝启科技 beiqicloud.com		厦门贝启科技有限公司	
项目:	BEIQI_CE_RK3568		
文件:	BEIQI_CE_RK3568_LPDDR4		
图纸:	07.I2C Bus Map		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	7 of 99

U1000F

RK3568-socket
bga636_19r00x

Note:
Except DDR3, other DQ sequences
can not be swap


Note: Sequences can not be swapped

For DDR4/DDR3/LPDDR3 mode,
a 120 ohm +/-1% tolerance external
resistor must be connected between
the DDR RZQ pin and VSS pin

For LPDDR4/LPDDR4x mode,
a 120 ohm +/-1% tolerance external
resistor must be connected between
the DDR RZQ pin and DDRPHY VDDQ pin

 贝启科技 beiqicloud.com		厦门贝启科技有限公司	
项目:	BEIQL_CE_RK3568		
文件:	BEIQL_CE_RK3568_LPDDR4		
图纸:	11.RK3568_DDR PHY		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	11 of 99

U1000G



 贝启科技 beiqicloud.com		厦门贝启科技有限公司	
项目:	BEIQL_CE_RK3568		
文件:	BEIQL_CE_RK3568_LPDDR4		
图纸:	12.RK3568_OSC/PLI/PMUIO		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	12 of 99

U1000I

VCCIO2 Domain


Operating Voltage=1.8V/3.3V

EMMC_D0	/	FLASH_D0	GPIO1_B4.u
EMMC_D1	/	FLASH_D1	GPIO1_B5.u
EMMC_D2	/	FLASH_D2	GPIO1_B6.u
EMMC_D3	/	FLASH_D3	GPIO1_B7.u
EMMC_D4	/	FLASH_D4	GPIO1_C0.u
EMMC_D5	/	FLASH_D5	GPIO1_C1.u
EMMC_D6	/	FLASH_D6	GPIO1_C2.u
EMMC_D7	/	FLASH_D7	GPIO1_C3.u
EMMC_CMD	/	FLASH_Wrn	GPIO1_C4.u
EMMC_CLKOUT	/	FLASH_DSn	GPIO1_C5.d
EMMC_DATA_STROBE	/	FSPi_CSn / FLASH_CIE	GPIO1_C6.d
EMMC_Rstn	/	FSPi_D2 / FLASH_Wrn	GPIO1_C7.d
		FSPi_Clk	GPIO1_D0.d
		FSPi_D0	GPIO1_D1.d
		FSPi_D1	GPIO1_D2.d
		FSPi_D2	GPIO1_D3.d
		FSPi_CSn0n / FLASH_CSn0n	GPIO1_D3.d
		FSPi_D3 / FLASH_CSn1	GPIO1_D4.u

Default is determined by Pin
FLASH_VOL_SEL/GPIO0_A7_u:
L:VCCIO2 must supply 3.3V
H:VCCIO2 must supply 1.8V

VCCI02

RK3568-Socket
bqa636_19r00x19r00x1r20



U1000J

VC

VCCIO3 Domain

Operating Voltage=1.8V/3.3V

SDMMC0_D0	/ UART2_TX_M1	/ UART6_TX_M1	/ PWM8_M1	/ GPIO1_D5_u
SDMMC0_D1	/ UART2_RX_M1	/ UART6_RX_M1	/ PWM9_M1	/ GPIO1_D6_u
SDMMC0_D2	ARMGTAG_TCK	ARMGTAG_RTSN_M0		/ GPIO1_D7_u
SDMMC0_D3	ARMGTAG_TMS	/ UART5_RTSN_M0		/ GPIO2_A0_u
SDMMC0_CMD	/ PWM10_M1	/ UART5_RX_M0	/ CAN0_TX_M1	/ GPIO2_A1_u
SDMMC0_CLK	/ TEST_CLKOUT	/ UART5_TX_M0	/ CAN0_RX_M1	/ GPIO2_A2_u

VCCI03


RK3568-socket
bqa636_19r00x19r00x1r20

Note:

Caps of between dashed green lines and U1000
should be placed under the U1000 package




RK3568_U(USB3.0/SATA/QSGMII/PCIe2.0 x1)




Caps of between dashed green lines and U1000
should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3568_V(USB2.0 HOST)



RK3568_W(PCIe3.0 x2)




RK3568_K(VCCIO4 Domain)

U1000K

VCCIO4 Domain

Operating Voltage=1.8V/3.3V




RK3568-Socket
bga636_19r00x19r00x1r20

RK3568_N(VCCIO7 Domain)

U1000N

VCCIO7 Domain

Operating Voltage=1.8V/3.3V




RK3568-Socket
bga636_19r00x19r00x1r20

RK3568_O(SARADC/OTP)

U1000O

SARADC

Recovery/ SARADC_VIN0



RK3568-Socket
bga636_19r00x19r00x1r20

SARADC_VIN0_KEY/RECOVERY

SARADC_VIN2_LCD_ID

SARADC_VIN3

SARADC_VIN4

SARADC_VIN5

SARADC_VIN6

SARADC_VIN7

Note:
Must be mounted

SARADC_VIN0_KEY/RECOVERY

SARADC_VIN2_LCD_ID

SARADC_VIN3

SARADC_VIN4

SARADC_VIN5

SARADC_VIN6

SARADC_VIN7

SARADC_VIN1_EVB_HW_ID	Rup	Rdown	ADC	
EVB1	10K	DNP	1023	1.8V
EVB2	20K	100K	852	1.5V
EVB3	18K	36K	681	1.2V
EVB4	51K	51K	512	0.9V
EVB5	36K	18K	340	0.6V
EVB6	100K	20K	170	0.3V
EVB7	DNP	10K	0	0V
EVB8				

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

 厦门贝启科技有限公司			
项目:	BEIQ_CE_RK3568		
文件:	BEIQ_CE_RK3568_LPDDR4		
图纸:	15.RK3568_SARADC/GPIO		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	15 of 99

U1000F




U1000M




Support BT601 YCbCr 422 8bit input
Support BT656 YCbCr 422 8bit input
Support RAW 8/10/12bit input
Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input

 奥启科技 BEIJING YIQI TECHNOLOGY CO., LTD.		厦门贝启科技有限公司 XIAMEN BEIQI TECHNOLOGY CO., LTD.	
项目:	BEIQL_CE_RK3568		
文件:	BEIQL_CE_RK3568_UPDDR4		
图纸:	16.RK3568_VI Interface		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	16 of 90


RK3568_R(MIPI_DSI_TX0/LVDS_TX0)



RK3568_S(MIPI_DSI_TX1)



RK3568_T(eDP TX)




Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3568_Q(HDMI2.0 TX)

HDMI TMDS trace
100 Ohm $\pm 10\%$



 贝启科技 beiqi@cloud.com		厦门贝启科技有限公司	
项目:	BEIQL_CE_RK3568		
文件:	BEIQL_CE_RK3568_LPDDR4		
图纸:	17.RK3568_VO Interface_1		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	17 of 99

RK3568_L(VCCIO5 Domain)

U1000L

VCCIO5 Domain



Operating Voltage=1.8V/3.3V

LCDC_D0	/ VOP_BT656_D0_M0	/ SPI0_MISO_M1	/ PCIE20_CLKREQn_M1	/ I2S1_MCLK_M2	/ GPIO2_D0_d
LCDC_D1	/ VOP_BT656_D1_M0	/ SPI0_MOSI_M1	/ PCIE20_WAKEn_M1	/ I2S1_SCLK_TX_M2	/ GPIO2_D1_d
LCDC_D2	/ VOP_BT656_D2_M0	/ SPI0_CS0_M1	/ PCIE30X1_CLKREQn_M1	/ I2S1_LRCK_TX_M2	/ GPIO2_D2_d
LCDC_D3	/ VOP_BT656_D3_M0	/ SPI0_CLK_M1	/ PCIE30X1_WAKEn_M1	/ I2S1_SDI0_M2	/ GPIO2_D3_d
LCDC_D4	/ VOP_BT656_D4_M0	/ SPI2_CS1_M1	/ PCIE30X2_CLKREQn_M1	/ I2S1_SDI1_M2	/ GPIO2_D4_d
LCDC_D5	/ VOP_BT656_D5_M0	/ SPI2_CS0_M1	/ PCIE30X2_WAKEn_M1	/ I2S1_SDI2_M2	/ GPIO2_D5_d
LCDC_D6	/ VOP_BT656_D6_M0	/ SPI2_MOSI_M1	/ PCIE30X2_PERStn_M1	/ I2S1_SDI3_M2	/ GPIO2_D6_d
LCDC_D7	/ VOP_BT656_D7_M0	/ SPI2_MISO_M1	/ UART6_TX_M1	/ I2S1_SDO0_M2	/ GPIO2_D7_d
LCDC_CLK	/ VOP_BT656_CLK_M0	/ SPI2_CLK_M1	/ UART8_RX_M1	/ I2S1_SDO1_M2	/ GPIO3_A0_d
LCDC_D8	/ VOP_BT1120_D0	/ SPI1_CS0_M1	/ PCIE30X1_PERStn_M1	/ SDMMC2_D0_M1	/ GPIO3_A1_d
LCDC_D9	/ VOP_BT1120_D1	/ GMAC1_TXD2_M0	/ I2S3_MCLK_M0	/ SDMMC2_D1_M1	/ GPIO3_A2_d
LCDC_D10	/ VOP_BT1120_D2	/ GMAC1_TXD3_M0	/ I2S3_SCLK_M0	/ SDMMC2_D2_M1	/ GPIO3_A3_d
LCDC_D11	/ VOP_BT1120_D3	/ GMAC1_RXD2_M0	/ I2S3_LRCK_M0	/ SDMMC2_D3_M1	/ GPIO3_A4_d
LCDC_D12	/ VOP_BT1120_D4	/ GMAC1_RXD3_M0	/ I2S3_SDO_M0	/ SDMMC2_CMD_M1	/ GPIO3_A5_d
LCDC_D13	/ VOP_BT1120_CLK	/ GMAC1_TXCLK_M0	/ I2S3_SDI_M0	/ SDMMC2_CLK_M1	/ GPIO3_A6_d
LCDC_D14	/ VOP_BT1120_D5	/ GMAC1_RXCLK_M0	/ SDMMC2_DET_M1	/ SDMMC2_PWREN_M1	/ GPIO3_B0_d
LCDC_D15	/ VOP_BT1120_D6	/ ETH1_REFCLKO_25M_M0			
LCDC_D16	/ VOP_BT1120_D7	/ GMAC1_RXD0_M0	/ UART4_RX_M1	/ PWM8_M0	/ GPIO3_B1_d
LCDC_D17	/ VOP_BT1120_D8	/ GMAC1_RXD1_M0	/ UART4_TX_M1	/ PWM9_M0	/ GPIO3_B2_d
LCDC_D18	/ VOP_BT1120_D9	/ GMAC1_RXDV_CRS_M0	/ I2C5_SCL_M0	/ PDM_SDI0_M2	/ GPIO3_B3_d
LCDC_D19	/ VOP_BT1120_D10	/ GMAC1_RXER_M0	/ I2C5_SDA_M0	/ PDM_SDI1_M2	/ GPIO3_B4_d
LCDC_D20	/ VOP_BT1120_D11	/ GMAC1_TXD0_M0	/ I2C3_SCL_M1	/ PWM10_M0	/ GPIO3_B5_d
LCDC_D21	/ VOP_BT1120_D12	/ GMAC1_TXD1_M0	/ I2C3_SDA_M1	/ PWM11_IR_M0	/ GPIO3_B6_d
LCDC_D22	/ PWM12_M0	/ GMAC1_TXEN_M0	/ UART3_TX_M1	/ PDM_SDI2_M2	/ GPIO3_B7_d
LCDC_D23	/ PWM13_M0	/ GMAC1_MCLKINOUT_M0	/ UART3_RX_M1	/ PDM_SDI3_M2	/ GPIO3_C0_d
LCDC_HSYNC	/ VOP_BT1120_D13	/ SPI1_MOSI_M1	/ PCIE20_PERStn_M1	/ I2S1_SDO2_M2	/ GPIO3_C1_d
LCDC_VSYNC	/ VOP_BT1120_D14	/ SPI1_MISO_M1	/ UART5_TX_M1	/ I2S1_SDO3_M2	/ GPIO3_C2_d
LCDC_DEN	/ VOP_BT1120_D15	/ SPI1_CLK_M1	/ UART5_RX_M1	/ I2S1_SCLK_RX_M2	/ GPIO3_C3_d
PWM14_M0	/ VOP_PWM_M1	/ GMAC1_MDC_M0	/ UART7_TX_M1	/ PDM_CLK1_M2	/ GPIO3_C4_d
PWM15_IR_M0	/ SPDIF_TX_M1	/ GMAC1_MDIO_M0	/ UART7_RX_M1	/ I2S1_LRCK_RX_M2	/ GPIO3_C5_d

RK3568-Socket

bga636_19r00x19r00x1r20

AG6	>>>GMAC1_INT/PMEE_GPIO2_D0
AD7	>>>GMAC1_RStn_GPIO2_D1
AC8	>>>GMAC0_INT/PMEE_GPIO2_D2
AC7	>>>GMAC0_RStn_GPIO2_D3
AF5	>>>PCIE30X2_CLKREQn_M1
AF6	>>>PCIE30X2_WAKEn_M1
AD6	>>>PCIE30X2_PERStn_M1
AH5	>>>BT_LED
AH4	>>>BT_REG_ON_H_GPIO3_A0
AB8	>>>BT_WAKE_HOST_H_GPIO3_A1
AE5	>>>GMAC1_TXD2_M0
AG4	>>>GMAC1_TXD3_M0
AF4	>>>GMAC1_RXD2_M0
AH3	>>>GMAC1_RXD3_M0
AG3	>>>GMAC1_TXCLK_M0
AH2	>>>GMAC1_RXCLK_M0
AG2	>>>ETH1_REFCLKO_25M_M0
AG1	>>>GMAC1_RXD0_M0
AF2	>>>GMAC1_RXD1_M0
AF1	>>>GMAC1_RXDV_CRS_M0
AE1	>>>HOST_WAKE_BT_H_GPIO3_B4
AE2	>>>GMAC1_TXD0_M0
AE3	>>>GMAC1_TXD1_M0
AD4	>>>GMAC1_TXEN_M0
AD2	>>>GMAC1_MCLKINOUT_M0
AD1	>>>PCIE20_PERStn_M1
AA7	>>>HP_DET_L_GPIO3_C2
AC4	>>>FAN_CTRL
AC3	>>>GMAC1_MDC_M0
AC2	>>>GMAC1_MDIO_M0



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

 厦门贝启科技有限公司			
项目:	BEIQI_CE_RK3568		
文件:	BEIQI_CE_RK3568_LPDDR4		
图纸:	18.RK3568_VO Interface_2		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	18 of 99

RK3568_H(VCCIO1 Domain)

U1000H

VCCIO1 Domain

Operating Voltage=1.8V/3.3V

I2C3_SDA_M0	/ UART3_RX_M0	/ CAN1_RX_M0	/ AUDIOPWM_LOUT_P	/ ACODEC_ADC_DATA	/ GPIO1_A0_u
I2C3_SCL_M0	/ UART3_TX_M0	/ CAN1_TX_M0	/ AUDIOPWM_LOUT_N	/ ACODEC_ADC_CLK	/ GPIO1_A1_u
I2S1_MCLK_M0	/ UART3_RTSn_M0	/ SCR_CLK	/ PCIE30X1_PERSTn_M2	/	/ GPIO1_A2_d
I2S1_SCLK_TX_M0	/ UART3_CTSn_M0	/ SCR_IO	/ PCIE30X1_WAKEn_M2	/ ACODEC_DAC_CLK	/ GPIO1_A3_d
I2S1_SCLK_RX_M0	/ UART4_RX_M0	/ PDM_CLKI_M0	/ SPDIF_TX_M0	/	/ GPIO1_A4_d
I2S1_LRCK_TX_M0	/ UART4_RTSn_M0	/ SCR_RST	/ PCIE30X1_CLKREQn_M2	/ ACODEC_DAC_SYNC	/ GPIO1_A5_d
I2S1_LRCK_RX_M0	/ UART4_TX_M0	/ PDM_CLKO_M0	/ AUDIOPWM_ROUT_P	/	/ GPIO1_A6_d
I2S1_SDO0_M0	/ UART4_CTSn_M0	/ SCR_DET	/ AUDIOPWM_ROUT_N	/ ACODEC_DAC_DATA1	/ GPIO1_A7_d
I2S1_SDI0_M0	/ I2S1_SDI3_M0	/ PDM_SDI3_M0	/ PCIE20_CLKREQn_M2	/ ACODEC_DAC_DATA0	/ GPIO1_B0_d
I2S1_SDI1_M0	/ I2S1_SDI2_M0	/ PDM_SDI2_M0	/ PCIE20_WAKEn_M2	/ ACODEC_ADC_SYNC	/ GPIO1_B1_d
I2S1_SDI3_M0	/ I2S1_SDI1_M0	/ PDM_SDI1_M0	/ PCIE20_PERSTn_M2	/	/ GPIO1_B2_d
I2S1_SDI0_M0	/ I2S1_SDI0_M0	/ PDM_SDI0_M0	/	/	/ GPIO1_B3_d


RK3568-socket

bga636_19r00x19r00x1r20


VCCIO1

D18	I2C3_SDA_M0
E18	I2C3_SCL_M0
A19	I2S1_MCLK_M0
B19	I2S1_SCLK_TX_M0
F18	I2S1_SCLK_RX_M0
A20	I2S1_LRCK_TX_M0
C20	I2S1_LRCK_RX_M0
B20	I2S1_SDO0_M0
D20	I2S1_SDI0_M0
E20	I2S1_SDI1_M0
A21	I2S1_SDI2_M0
B21	I2S1_SDI3_M0

VCCIO_ACODEC




Default:RK809+PDM MIC
S1900=ON
S1901=OFF




 厦门贝启科技有限公司			
项目:	BEIQI_CE_RK3568		
文件:	BEIQI_CE_RK3568_LPDDR4		
图纸:	19.RK3568_Audio Interface		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	19 of 99


12V/3A DCIN




VCC3V3_SYS




VCC5V0_SYS



VCC5V0_USB



 厦门贝启科技有限公司	
项目:	BEIQL_CE_RK3568
文件:	BEIQL_CE_RK3568_LPDDR4
图纸:	20.Power_DC IN
修改日期:	Tuesday, April 13, 2021
设计者:	CZA
版本:	V1.0
页码:	20 of 99



PMIC RK809 DCDC

BUCK1 / BUCK2

Component Values:

- Capacitors: C2102 2.2uF, C2103 10uF, C2104 100nF, C2111 22uF, C2112 10uF, C2123 10uF, C2124 100nF, C2125 22uF, C2126 10uF, C2127 22uF, C2128 10uF, C2129 10uF.
- Resistors: R2103 100R, R2111 5R, R2112 10R, R2125 5R, R2126 10R, R2127 10R, R2128 10R, R2129 10R.
- Inductors: L2100 470nH, L2101 470nH, L2103 470nH.

Connections:

- VDD_LOGIC to BUCK1 SW1 and BUCK2 SW2.
- VDD_GPU to BUCK1 SW1 and BUCK2 SW2.
- VDD_NPU to BUCK1 SW1 and BUCK2 SW2.
- VDD_DDR to BUCK1 SW1 and BUCK2 SW2.
- Feedback from RK3568 to BUCK1 FB1 and BUCK2 FB2.
- Feedback from RK3568 to BUCK1 FB1 and BUCK2 FB2.

Table:

Output	Voltage	Capacitor	Resistor
DDR4	1.21V	62K	1%
LPDDR4/4x	1.11V	47K	1%
DDR3	1.53V	110K	1%
DDR3L	1.35V	82K	1%
LPDDR3	1.25V	68K	1%

DDR4	1.21V	62K 1%
LPDDR4/4x	1.11V	47K 1%
DDR3	1.53V	110K 1%
DDR3L	1.35V	82K 1%
LPDDR3	1.25V	68K 1%

U2100B
100mA LDO: 400mA Vin=3V
200mA Vin=2V

VCC3V3_SYS
C2100 1uF
X5R 6.3V C0402

VCC3V3_SYS
C2109 1uF
X5R 6.3V C0402

VCC3V3_SYS
C2119 1uF
X5R 10V C0402

VCC3V3_SYS
C2131 1uF
X5R 6.3V C0402

VCC3V3_SYS
C2136 10uF
C0603 X5R 10V

VCC5
LD01 400mA
LD02 400mA
Low Noise LDO3 100mA
Codec vddio LDO4 400mA
LD05 400mA
LD06 400mA
LD07 400mA
LD08 400mA
LD09 400mA

VCC6
LD01 400mA
LD02 400mA
Low Noise LDO3 100mA
Codec vddio LDO4 400mA
LD05 400mA
LD06 400mA
LD07 400mA
LD08 400mA
LD09 400mA

VCC7
LD01 400mA
LD02 400mA
Low Noise LDO3 100mA
Codec vddio LDO4 400mA
LD05 400mA
LD06 400mA
LD07 400mA
LD08 400mA
LD09 400mA

VCC8
2.1A SWOUT2
2.1A SWOUT1

VCC8/9: 2.7V-5.5V
BUCK5 1.5V-3.6V 2.5A

VCC9
SW5
FB5

U2100B
100mA LDO: 400mA Vin=3V
200mA Vin=2V

VDDA0V9_IMAGE
C2105 1 2 1uF X5R 6.3V C0402

VDDA_0V9
C2106 1 2 1uF X5R 6.3V C0402

VDDA0V9_PMU
C2101 1 2 1uF X5R 6.3V C0402

VCCIO_ACODBC
C2102 1 2 4.7uF X5R 6.3V C0402

VCCIO_SD
C2110 1 2 1uF X5R 6.3V C0402

VCC3V3_PMU
C2115 1 2 1uF X5R 6.3V C0402

VOCA_1V8
C2118 1 2 1uF X5R 6.3V C0402

VOCA1V8_PMU
C2120 1 2 1uF X5R 6.3V C0402

VOCA1V8_IMAGE
C2122 1 2 1uF X5R 6.3V C0402

VCC3V3_SD
C2130 1 2 1uF X5R 6.3V C0402

VCC_3V3
C2132 1 2 10uF X5R 10V C0603

VCC_1V8
C2135 10uF
C0603 X5R 10V

DCR<50mohm
L2104 470nH IND_252010

R2122 2 1 OR 58
R2123 1 2 DNP

VCC3V3_PMU
C2113 22uF
C0603 X5R 6.3V C0402

VCC3V3_SD
C2114 22uF
C0603 X5R 6.3V C0402


VCC_3V3_O
C2115 10uF
C0603 X5R 10V

VCC_1V8_O
C2116 10uF
C0603 X5R 10V


QFN68_7R00X7R00X0R80_T
BX809-S

CPU_AVS/CPU_DVS_PWN0_M0
PMIC_SLEEP_H
VDD_CPU_COM
I2C0_SCL_PMIC
I2C0_SDA_PMIC
I2C5_SCL_M0
I2C5_SDA_M0
RTCIC_INT_L_GP100_D3

VDD_CPU



RTC IC





Address:Read A3H,Write A2H

 贝启科技 beiqicloud.com		厦门贝启科技有限公司	
项目:	BEIQI_CE_RK3568		
文件:	BEIQI_CE_RK3568_LPDDR4		
图纸:	22.Power_other		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	22 of 99


FLASH_VOL_SEL



Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)



Note:
FLASH_VOL_SEL state decided
to VCCIO2 domain IO driven by default
Logic=L: 3.3V IO driven
Logic=H: 1.8V IO driven


 贝启科技 beiqicloud.com 厦门贝启科技有限公司			
项目:	BEIQI_CE_RK3568		
文件:	BEIQI_CE_RK3568_LPDDR4		
图纸:	23.Power_Flash Power Manage		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	23 of 99



MicroSD Card


 厦门贝启科技有限公司			
项目:	BEIQL_CE_RK3568		
文件:	BEIQL_CE_RK3568_LPDDR4		
图纸:	42.Flash-MicroSD Card		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	42 of 99

HDMI_TX2P_PORT
HDMI_TX2N_PORT
HDMI_TX1P_PORT
HDMI_TX1N_PORT
HDMI_TX0P_PORT
HDMI_TX0N_PORT
HDMI_TXCLKP_PORT
HDMI_TXCLKN_PORT
HDMI_TX_SCL
HDMI_TX_SDA
HDMI_TX_CEC_M0
HDMI_TX_HPDIN




$C_j \leq 0.4\text{pF}$



HDMI TX DDC



HDMI TX CEC




HDMI TX HPD




 厦门贝启科技有限公司			
项目:	BEIQL_CE_RK3568		
文件:	BEIQL_CE_RK3568_LPDDR4		
图纸:	50.VO-HDMI2.0 TX		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	50 of 99

CON1932
61082_061409LF






 厦门贝启科技有限公司			
项目:	BEIQI_CE_RK3568		
文件:	BEIQI_CE_RK3568_LPDDR4		
图纸:	52.High speed expansion 1		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	52 of 99








M2 NVME slot






 贝启科技 beiqitech.com		厦门贝启科技有限公司	
项目:	BEIQL_CE_RK3568		
文件:	BEIQL_CE_RK3568_LPDDR4		
图纸:	83.M.2 SSD		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	83 of 99



 贝启科技 beiqitech.com		厦门贝启科技有限公司		
项目:	BEIQI_CE_RK3568			
文件:	BEIQI_CE_RK3568_LPDDR4			
图纸:	92.KEY Array			
修改日期:	Tuesday, April 13, 2021	版本:	V1.0	
设计者:	CZA	页码:	92 of 99	



 厦门贝启科技有限公司			
项目:	BEIQL_CE_RK3568		
文件:	BEIQL_CE_RK3568_LPDDR4		
图纸:	98.DEBUG/FAN		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	98 of 99



TOP Mark

BOTTOM Mark



 贝启科技 beiqicloud.com		厦门贝启科技有限公司	
项目:	BEIQI_CE_RK3568		
文件:	BEIQI_CE_RK3568_LPDDR4		
图纸:	99.Mark/Hole/Heatsink		
修改日期:	Tuesday, April 13, 2021	版本:	V1.0
设计者:	CZA	页码:	99 of 99