

Index

01.Index
02.Revision History
04.I2C MAP
05.Power diagram and Sequence
10.RK1808 Power
11.RK1808 OSC/PMUIO1/PMUIO2
12.RK1808 DDR Controller
13.RK1808 EMMC/SPI Controller
14.RK1808 USB/PCIE CONTROLLER
15.RK1808 SADC/KEY
16.RK1808 SDMMC0/SDMMC1
17.RK1808 MIPI DSI/CSI
18.RK1808 I2S0/I2S1
19.RK1808 GMII/LCDC/CIF
20.POWER-DC IN
21.POWER_PMIC RK809-2
38.RAM ddr4 4x16bit
41.EMMC
99.GOLD FINGER CONNECTION

Note

NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted
3. If Flash is compatible, please notice when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted

NOTE 2:

Please use our recommended components to avoid too many changes.For more informations about the second source,please refer to our AVL.

Note

Option

Description

Remind

Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}



PINE64

Project:	SOEdge Schematic 20190919 ver 2.0			
File:	01.Index			
Date:	Thursday, September 19, 2019	Rev:		
Designed by:	Rzf	Sheet:	1	of 99


Version	Date	Author	Change List	Approved
V1.0	20181025		First edition for RK1808 ddr4	RZF
V2.0	20190919		SOEdge Schematic Released	

YAPAY ZEKA STICK MURAT IRKAN 2024

I2C MAP


Port	Pin name	Domain	Bus name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Note	Slave Bus Capability
I2C0	I2C0_SCL/GPIO0_B0_u I2C0_SDA/GPIO0_B1_u	PMUIO2	I2C0_SCL_PMIC I2C0_SDA_PMIC	VCC_3V3	Rockchip RK809	0x20	PMIC	100kHz, 400kHz
					SY837		BUCK	100kHz, 400kHz
I2C1	I2C1_SCL/GPIO0_C0_u I2C1_SDA/GPIO0_C1_u	PMUIO2	I2C1_SCL I2C1_SDA	VCC_3V3	GSL1680		Touch IC	100kHz, 400kHz
								100kHz, 400kHz
I2C2	I2C1_SCL/GPIO1_B4_U I2C1_SDA/GPIO1_B5_U	VCCIO_3V3			NC			100kHz, 400kHz
I2C3	GPIO2_D0/I2C3_SCL_U GPIO2_D1/I2C3_SDA_U	VCCA_1V8		VCCA_1V8	MIPI CAMERA			
					CIF CAMERA			
					BT1120			
I2C4	GPIO3_C2/I2C4_SCL_U GPIO3_C3/I2C4_SDA_U	VCCIO_3V3		VCCIO_3V3	DIGITAL MIC			
					RGB LCD			
					PCIEX4			
					SENSOR			






POWER DIAGRAM



RK809-2 Power-on Sequence


PowerName	PMIC Channel	Time Slot (step 2mS)	Default voltage	Supply Limit	Default ON/OFF	Sleep ON/OFF	Peak Current
VDD_NPU	EXTERNAL(SY837)	Slot:3A	1V	6A	ON	OFF	4A
VDD_LOG	BUCK1	Slot:2	0.85V	2.5A	ON	OFF	1.25A
VDD_CPU	BUCK2	Slot:2	0.85V	2.5A	ON	OFF	750ma
VCC_DDR	BUCK3	Slot:3	FB=0.6V	1.5A	ON	ON	
VCC_3V3	BUCK4	Slot:4	3.3V	1.5A	ON	ON	
VCC_BUCK5	BUCK5	Slot:1	2.5V	2.5A	ON	ON	
VDDA_0V8	LDO1	Slot:2	0.8V	400mA	ON	OFF	
VCC_1V8	LDO2	Slot:3	1.8V	400mA	ON	ON	
VDD_0V8	LDO3	Slot:2	0.8V	100mA	ON	ON	
VCCA_1V8	LDO4	Slot:2	1.8V	400mA	ON	OFF	
VCC1V8_DVP	LDO5	Slot:3	1.8V	400mA	OFF	OFF	
VDD1V5_DVP	LDO6		1.5V	400mA	OFF	OFF	
VCC2V8_DVP	LDO7		2.8V	400mA	OFF	OFF	
VCCIO_SD	LDO8	Slot:4	3.3V	400mA	ON	OFF	
VCC3V3_SD	LDO9	Slot:4	3.3V	400mA	ON	OFF	
VCCIO_3V3	SWOUT2	Slot:4	3.3V	2A	ON	OFF	
VCC5V0_HOST	SWOUT1	Slot:4	5V	1.5A	OFF	OFF	
RESET	RESETB	Slot:10	OD				







PINE64	
Project:	SOEdge Schematic 20190919 ver 2.0
File:	10.RK1808 Power
Date:	Thursday, September 19, 2019
Designed by:	Rzf
Rev:	
Sheet:	10 of 99


PMUIO1/OSC



PMUIO2




 PINE64		PINE64	
Project:	SOEdge Schematic 20190919 ver 2.0		
File:	11.RK1808 OSC/PMUIO1/PMUIO2		
Date:	Thursday, September 19, 2019	Rev:	
Designed by:	Rzf	Sheet:	11 of 99





	A
--	---

EMMC/SFC Controller




SPI0 Controller





 PINE64		PINE64	
Project:	SOEdge Schematic 20190919 ver 2.0		
File:	13.RK1808 EMMC /SPI Controller		
Date:	Thursday, September 19, 2019	Rev:	
Designed by:	Rzf	Sheet:	13 of 99

USB Controller






PCIE Controller




 PINE64		PINE64	
Project:	SOEdge Schematic 20190919 ver 2.0		
File:	14.RK1808 USB/PCIE Controller		
Date:	Thursday, September 19, 2019	Rev:	
Designed by:	Rzf	Sheet:	14 of 99

SARADC/KEY





Key Name	SARADC
VOL+ /RECOVERY	10
VOL-	170

SDMMC0 Controller




SDMMC1 Controller





 PINE64		PINE64	
Project:	SOEdge Schematic 20190919 ver 2.0		
File:	16.RK1808 SDMMC0/SDMMC1		
Date:	Thursday, September 19, 2019	Rev:	
Designed by:	Rzf	Sheet:	16 of 99

MIPI CSI Controller




MIPI DSI Controller





 PINE64		PINE64	
Project:	SOEdge Schematic 20190919 ver 2.0		
File:	17.RK1808 MIPI DSI/CSI		
Date:	Thursday, September 19, 2019	Rev:	
Designed by:	Rzf	Sheet:	17 of 99

I2S0 Controller



I2S1 Controller



 PINE64		PINE64	
Project:	SOEdge Schematic 20190919 ver 2.0		
File:	18.RK1808 I2S0/I2S1		
Date:	Thursday, September 19, 2019	Rev:	
Designed by:	Rzf	Sheet:	18 of 99

CIF/RGMII/LCDC Controller

10/100M原理和接法与1000M类似，唯一不同的RGMII_CLK=50M；需要注意的是10/100M的PHY_CRS_DV是接MAC_RXDV，而不是MAC_CRS管脚

U1000I


CIF_D12/RGMII_CRS/LCDC_D6/GPIO2_A0_d
CIF_D13/RGMII_TXEN/LCDC_D7/GPIO2_A1_d
CIF_D14/RGMII_TXD1/LCDC_D0/GPIO2_A2_d
CIF_D15/RGMII_TXD0/LCDC_D1/GPIO2_A3_d
CIF_D2/RGMII_RXD0/SPI2_MISO_M1/GPIO2_A4_d
CIF_D3/RGMII_RXD1/SPI2_CLK_M1/GPIO2_A5_d
CIF_D4/RGMII_RXER/SPI2_MOSI_M1/GPIO2_A6_d
CIF_D5/RGMII_RXDV/SPI2_CSN_M1/GPIO2_A7_d

CIF_D6/RGMII_MDIO/GPIO2_B0_d
CIF_D7/RGMII_COL/GPIO2_B1_d
CIF_D8/RGMII_MDC/LCDC_HSYNC_M0/GPIO2_B2_d
CIF_D9/RGMII_TXD3/LCDC_VSYNC_M0/GPIO2_B3_d
CIF_VSYNC/RGMII_TXD2/GPIO2_B4_d
CIF_HREF/RGMII_RXD2/GPIO2_B5_d
CIF_CLKIN/RGMII_RXD3/GPIO2_B6_d
CIF_CLKOUT/RGMII_CLK/GPIO2_B7_d


CIF_D0/CLKOUT_ETHERNET/GPIO2_C0_d
CIF_D1/RGMII_TXCLK/GPIO2_C1_d
CIF_D10/RGMII_RXCLK/LCDC_D2/GPIO2_C2_d
CIF_D11/LCDC_D3/GPIO2_C3_d
LCDC_D4/GPIO2_C4_d
LCDC_D5/GPIO2_C5_d
LCDC_CLK/GPIO2_C6_d
LCDC_DEN/GPIO2_C7_d

I2C3_SCL/UART2_TX_M1/GPIO2_D0_u
I2C3_SDA/UART2_RX_M1/GPIO2_D1_u


VCCIO2



RK1808



3.3V for lcdc




LCDC Controller

U1000J



LCDC_D8/UART5_TX/I2C4_SCL/GPIO3_C2_d
LCDC_D9/UART5_RX/I2C4_SDA/GPIO3_C3_d
LCDC_D10/UART6_TX/GPIO3_C4_d
LCDC_D11/UART6_RX/GPIO3_C5_d
LCDC_D12/UART7_TX/GPIO3_C6_d
LCDC_D13/UART7_RX/SPI1_CLK_M1/GPIO3_C7_d

LCDC_D14/PWM8/SPI1_MOSI_M1/GPIO3_D0_d
LCDC_D15/PWM9/SPI1_CSN0_M1/GPIO3_D1_d
LCDC_D16/PWM10/SPI1_MISO_M1/GPIO3_D2_d
LCDC_D17/PWM11/SPI1_CSN1_M1/GPIO3_D3_d

VCCIO7



RK1808



PINE64


Project: SOEdge Schematic 20190919 ver 2.0

File: 19.RK1808 RGMII/LCDC/CIF

Date: Thursday, September 19, 2019 Rev:


Designed by: Rzf Sheet: 19 of 99

PMIC RK809-1 DCDC




DDR Type	VCC_DDR Voltage	R2115
DDR4	1.25V	68K
LPDDR3	1.25V	68K
DDR3L	1.35V	82K
DDR3	1.53V	110K


PMIC RK809-1 Managerment



PMIC RK809-1 LDO



PMIC RK809-1 CODEC



DDR4-A2R98132 56R 1 DDR4 A2
 DDR4-A6R98142 56R 1 DDR4 A6
 DDR4-A1R98152 56R 1 DDR4 A1
 DDR4-A8R98162 56R 1 DDR4 A8

DDR4-BG98172 56R 1 DDR4 BG0
 DDR4-A4R98182 56R 1 DDR4 A4
 DDR4-A5R98192 56R 1 DDR4 A5
 DDR4-BAR98202 56R 1 DDR4 BA0

DDR4-A1R98212 56R 1 DDR4 A13
 DDR4-A7R98222 56R 1 DDR4 A7
 DDR4-A0R98232 56R 1 DDR4 A0
 DDR4-A9R98242 56R 1 DDR4 A9


DDR4-A1R98252 56R 1 DDR4 A1
 DDR4-BAR98262 56R 1 DDR4 A1
 DDR4-A1R98272 56R 1 DDR4 A10
 DDR4-A1R98282 56R 1 DDR4 A14

DDR4-CKE R98292 56R 1 DDR4 CKE
 DDR4-A12 R98302 56R 1 DDR4 A12
 DDR4-ACTN R98312 56R 1 DDR4 ACTN
 DDR4-A3 R98322 56R 1 DDR4 A3

DDR4-A15 R98332 56R 1 DDR4 A15
 DDR4-A16 R98342 56R 1 DDR4 A16
 DDR4-ODT R98352 56R 1 DDR4 ODT0
 DDR4-CS0 R98362 56R 1 DDR4 CS0




For Daisy Chain Scheduling

2X16bit DDR4



Date can be switched in group.



VDD(1.25V):Supply Voltage
 VDDQ(1.25V):Supply Voltage for output
 VPP(2.5V): Peak to Peak Voltage
 VPP must be equal or greater than
 VDD/VDDQ at all times.




PINE64			
Project:	SOEdge Schematic 20190919 ver 2.0		
File:	38-RAM DDR4 4x16bit		
Date:	Thursday, September 19, 2019	Rev:	
Designed by:	XIAOHF	Sheet:	22 of 40

Remind: Refer to the latest AVL for parts selection.

eMMC



Remind: Refer to the latest AVL for parts selection.

 PINE64		PINE64	
Project:	SOEdge Schematic 20190919 ver 2.0		
File:	41.EMMC		
Date:	Thursday, September 19, 2019	Rev:	
Designed by:	Rzf	Sheet:	41 of 99

