





LM7171 SNOS760D - MAY 1999 - REVISED FEBRUARY 2024

# LM7171 Very High Speed, High Output Current, Voltage Feedback Amplifier

#### 1 Features

Typical values unless otherwise noted

Easy-to-use voltage-feedback topology

Very high slew rate: 4100V/µs

Wide unity-gain bandwidth: 200MHz

-3dB frequency at A<sub>V</sub> = +2: 220MHz

Low supply current: 6.5mA

High open-loop gain: 85dB

High output current: 100mA

Differential gain and phase: 0.01%, 0.02°

Specified for ±15V and ±5V operation

# 2 Applications

**HDSL** and ADSL drivers

Multimedia broadcast systems

Professional video cameras

Video amplifiers

Copiers, scanners, fax

HDTV amplifiers

Pulse amplifiers and peak detectors

CATV and fiber optics signal processing

# Q4 BUFFER

Note: M1 and M2 are current mirrors.

Simplified Schematic Diagram

#### 3 Description


The LM7171 is a high-speed voltage-feedback amplifier that has the slewing characteristic of a current-feedback amplifier, but can be used in all traditional voltage-feedback amplifier configurations. The LM7171 is stable for gains as low as +2 or −1. The device provides a very high slew rate at 4100V/µs and a wide unity-gain bandwidth of 200MHz, while consuming only 6.5mA of supply current. The LM7171 is an excellent choice for video and high-speed signal processing applications, such as HDSL and pulse amplifiers. With 100mA of output current, the LM7171 is used for video distribution, as a transformer driver, or as a laser diode driver.

Operation on ±15V power supplies allows for large signal swings and provides greater dynamic range and signal-to-noise ratio. The LM7171 offers low SFDR and THD, which is excellent for ADC/DAC systems. In addition, the LM7171 is specified for ±5V operation for portable applications.

**Package Information** 

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
I M7171	D (SOIC, 8)	4.90mm × 6mm
LIVITIT	P (PDIP, 8)	9.81mm × 9.43mm

- (1) For more information, see Section 9.
- The package size (length × width) is a nominal value and includes pins, where applicable.



TIME (20 ns/div)

Large-Signal Pulse Response  $A_V = +2$ ,  $V_S = \pm 15V$ 



# **Table of Contents**

1 Features	1	6 Application and Implementation	24
2 Applications		6.1 Application Information	
3 Description		6.2 Typical Applications	
4 Pin Configuration and Functions	2	6.3 Power Supply Recommendations	
5 Specifications	3	6.4 Layout	29
5.1 Absolute Maximum Ratings		7 Device and Documentation Support	30
5.2 ESD Ratings		7.1 Receiving Notification of Documentation Updates	30
5.3 Recommended Operating Conditions		7.2 Support Resources	30
5.4 Thermal Information		7.3 Trademarks	
5.5 Electrical Characteristics: ±15V	4	7.4 Electrostatic Discharge Caution	30
5.6 Electrical Characteristics: ±5V	6	7.5 Glossary	30
5.7 Typical Characteristics: LM7171A	8	8 Revision History	
5.8 Typical Characteristics: LM7171B		9 Mechanical, Packaging, and Orderable Information	

# 4 Pin Configuration and Functions




Figure 4-1. D Package, 8-Pin SOIC (Top View)

# **Table 4-1. Pin Functions**

	PIN				DESCRIPTION
NO.	NAME	TYPE	DESCRIPTION		
1	NC	_	No connection		
2	–IN	Input	Inverting power supply		
3	+IN	Input	Noninverting power supply		
4	V-	Input	Supply voltage		
5	NC	_	No connection		
6	OUTPUT	Output	Output		
7	V+	Input	Supply voltage		
8	NC	_	No connection		

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



#### **5 Specifications**

#### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN MAX	UNIT
Vs	Supply voltage (V <sup>+</sup> – V <sup>-</sup> )	36	V
VI	Differential input voltage <sup>(2)</sup>	±10	V
I <sub>SC</sub>	Output current short to ground <sup>(3)</sup>	Continuous	Α
TJ	Junction temperature <sup>(4)</sup>	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Input differential voltage is applied at  $V_S = \pm 15V$ .
- (3) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.
- (4) The maximum power dissipation is a function of T<sub>J(MAX)</sub>, R<sub>θ,JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub> = (T<sub>J(MAX)</sub>-T<sub>A</sub>)/R<sub>θ,JA</sub>. All numbers apply for packages soldered directly into a PC board.

# 5.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001 <sup>(1)</sup>	±2500	V	
	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002 <sup>(2)</sup>	±1500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP155 states that 2500V HBM allows safe manufacturing with a standard ESD control process.

#### **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP MAX	UNIT
Vs	Supply voltage	5.5	36	
T <sub>A</sub>	Ambient temperature	-40	85	

#### 5.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	D (SOIC) A Version	D (SOIC) B Version	P (PDIP)	UNIT
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	122.5	172	108	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	64.7	62.4	52.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	65.9	55.7	51.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	17.6	16.5	6.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	65.1	55.1	51.1	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Copyright © 2024 Texas Instruments Incorporated



# 5.5 Electrical Characteristics: ±15V

	PARAMETER	TES	ST CONDITIONS	MIN	TYP	MAX	UNIT
		LM7171A			0.2	1	
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Input offset voltage	LIVITITA	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			4	mV
V <sub>OS</sub>	Input onset voltage	LM7171B			0.2	3	IIIV
		LIVIT IT ID	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			7	
TCVos	Input offset voltage average drift				35		μV/°C
I_	Input bias current				2.7	10	μA
l <sub>B</sub>	input bias current	$T_A = -40^{\circ}C \text{ to } +85^{\circ}$	5°C			12	μΛ
I <sub>OS</sub>	Input offset current				0.1	4	μΑ
108	input onset current	$T_A = -40^{\circ}C \text{ to } +85^{\circ}$	S°C			6	μΛ
R <sub>IN</sub>	Input resistance	Common mode			320		ΜΩ
' 'IN	input resistance	Differential mode			18		10122
Ro	Open-loop output resistance				19		Ω
			V <sub>CM</sub> = ±10V	85	105		
CMDD	Common mode rejection ratio	LM7171A	$V_{CM} = \pm 10V,$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	80			dB
CMRR	Common-mode rejection ratio		V <sub>CM</sub> = ±10V	75	105		
		LM7171B	$V_{CM} = \pm 10V,$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$	70			
		LM7171A $V_S = \pm 15V$ $V_S = \pm 15V$ , $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	V <sub>S</sub> = ±15V	85	90		
PSRR F	Power supply rejection ratio		$V_S = \pm 15V$ , $T_A = -40$ °C to +85°C	80			dB
		LM7171B	V <sub>S</sub> = ±15V				
			$V_S = \pm 15V$ , $T_A = -40$ °C to +85°C	,			
V <sub>CM</sub>	Input common-mode voltage	CMRR > 60dB			±13.35		V
			$R_L = 1k\Omega, V_{OUT} = \pm 5V$	80	85		
		LM7171A	$R_L = 1k\Omega$ , $V_{OUT} = \pm 5V$ , $T_A = -40$ °C to $+85$ °C	75			
			$R_L = 100\Omega$ , $V_{OUT} = \pm 5V$	75	81		
			$R_L = 100\Omega, V_{OUT} = \pm 5V,$ $T_A = -40$ °C to +85°C	70			
$A_{V}$	Large-signal voltage gain		$R_L = 1k\Omega$ , $V_{OUT} = \pm 5V$	75	85		dB
			$R_L = 1k\Omega$ , $V_{OUT} = \pm 5V$ , $T_A = -40$ °C to $+85$ °C	70			
		LM7171B	$R_L = 100\Omega, V_{OUT} = \pm 5V$	70	81		
			$R_L = 100\Omega, V_{OUT} = \pm 5V,$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	66			
				13	13.3		
		$R_L = 1k\Omega$	T <sub>A</sub> = -40°C to +85°C	12.7			
				-13	-13.2		
		$R_L = 1k\Omega$	T <sub>A</sub> = -40°C to +85°C	-12.7			V
V <sub>O</sub>	Output swing			10.5	11.8		
		$R_L = 100\Omega$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	9.5			
		R <sub>L</sub> = 100Ω		-9.5	-10.5		
			T <sub>A</sub> = -40°C to +85°C	_9			



# 5.5 Electrical Characteristics: ±15V (continued)

	PARAMETER	TEST C	CONDITIONS	MIN	TYP	MAX	UNIT
		Sourcing,		105	118		
	Output ourrent (anan laan)	$R_L = 100\Omega$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	95			
	Output current (open loop)	Sinking,		95	105		
		$R_L = 100\Omega$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	90			
	Output ourrent (in linear region)	Sourcing, $R_L = 100\Omega$			100		m A
	Output current (in linear region)	Sinking, $R_L = 100\Omega$			100		mA
	Output short sireuit surrent	Sourcing			140		
I <sub>SC</sub>	Output short-circuit current	Sinking			135		
	Cumhy current				6.5	8.5	
I <sub>S</sub>	Supply current					9.5	
CD	Classicate	A <sub>V</sub> = +2, V <sub>IN</sub> = 13V <sub>PP</sub>			4100		1//
SR	Slew rate	$A_V = +2, V_{IN} = 10V_{PP}$	A <sub>V</sub> = +2, V <sub>IN</sub> = 10V <sub>PP</sub>		3100		V/µs
	Linity, gain handwidth	LM7171A			160		NAL I-
	Unity-gain bandwidth	LM7171B			200		MHz
	−3dB frequency	A <sub>V</sub> = +2			220		MHz
φ <sub>m</sub>	Phase margin				50		Deg
	Cattling times (0.49/)	$A_V = -1$ , $V_{OUT} = \pm 5V$ ,	LM7171A		16		ns
t <sub>s</sub>	Settling time (0.1%)	$R_L = 500\Omega$	LM7171B		42		ns
t <sub>p</sub>	Propagation delay	$A_V = -2$ , $V_{IN} = \pm 1V$ , $R_L = 500\Omega$			5		ns
		1.847474.6	f <sub>IN</sub> = 10kHz		-123		
LIDO	Consumed to a management of the districtions	LM7171A	f <sub>IN</sub> = 5MHz		-75		4D -
HD2	Second harmonic distortion	LM7171B	f <sub>IN</sub> = 10kHz		-110		dBc
		LIVI/ I/ ID	f <sub>IN</sub> = 5MHz		-75		
		L NAZ4Z4 A	f <sub>IN</sub> = 10kHz		-133		
LIDO	Third because it distantian	LM7171A	f <sub>IN</sub> = 5MHz		-88		4D -
HD3	Third harmonic distortion	1.1.7.4.7.4.0	f <sub>IN</sub> = 10kHz		-115		dBc
		LM7171B	f <sub>IN</sub> = 5MHz		-55		
_	Input referred veltage pair	f = 40kH=	LM7171A		8.5		nV/√Hz
e <sub>n</sub>	Input-referred voltage noise	f = 10kHz	LM7171B		14	nv/¬	∏V/∀HZ
	Input referred current maje -	f = 40kH=	LM7171A		1		n Λ /s/L !-
i <sub>n</sub>	Input-referred current noise	f = 10kHz	LM7171B		1.5		—— pA/√Hz



# 5.6 Electrical Characteristics: ±5V

	erating free-air temperature range PARAMETER		T CONDITIONS	MIN	TYP	MAX	UNIT
		I M7474A			0.3	1.5	
V		LM7171A	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			4	\/
V <sub>OS</sub>	Input offset voltage	LM7171B			0.3	3.5	mV
		LIVI/ I/ ID	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			7	
TCV <sub>OS</sub>	Input offset voltage average drift				35		μV/°C
1	Input bias current				3.3	10	μA
I <sub>B</sub>	Imput bias current	$T_A = -40^{\circ}\text{C to } +85^{\circ}$	С	·		12	μΑ
I <sub>OS</sub>	Input offset current				0.1	4	μΑ
108	input onset current	$T_A = -40^{\circ}\text{C to } +85^{\circ}$	С			6	μΛ
R <sub>IN</sub>	Input resistance	Common mode			250		МΩ
IN	input resistance	Differential mode			18		10122
R <sub>O</sub>	Open-loop output resistance				18		Ω
			$V_{CM} = \pm 2.5V$	80	104		
CMDD	Common mode rejection ratio	LM7171A	$V_{CM} = \pm 2.5V, T_A = -40^{\circ}C$ to +85°C	75			dB
CIVIRR	Common-mode rejection ratio		V <sub>CM</sub> = ±2.5V	70	104		uБ
		LM7171B	V <sub>CM</sub> = ±2.5V, T <sub>A</sub> = -40°C to +85°C	65			
	Power supply rejection ratio	LM7171A	V <sub>S</sub> = ±5V	85	90		٩D
			$V_S = \pm 5V$ , $T_A = -40^{\circ}C$ to $+85^{\circ}C$	80			
PSRR		LM7171B	V <sub>S</sub> = ±5V	75	90		dB
			$V_S = \pm 5V$ , $T_A = -40^{\circ}C$ to $+85^{\circ}C$	70			
V <sub>CM</sub>	Input common-mode voltage range	CMRR > 60dB			±3.2		V
		LM7171A	$R_L = 1k\Omega$ , $V_{OUT} = \pm 1V$	75	78		dB
			$R_L = 1k\Omega, V_{OUT} = \pm 1V,$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	70			
	LM717		$R_L = 100\Omega$ , $V_{OUT} = \pm 1V$	72	76		
			$R_L = 100\Omega, V_{OUT} = \pm 1V,$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	67			
$A_V$	Large-signal voltage gain		$R_L = 1k\Omega$ , $V_{OUT} = \pm 1V$	70	78		
			$R_L = 1k\Omega, V_{OUT} = \pm 1V,$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	65			
		LM7171B	$R_L = 100\Omega$ , $V_{OUT} = \pm 1V$	68	76		
			$R_L = 100\Omega, V_{OUT} = \pm 1V,$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	63			
				3.2	3.4		
		5 410		-3.2	-3.4		
		$R_L = 1k\Omega$	T - 40%0 to 105%0	3			
.,	Outrost audin a		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	-3			
Vo	Output swing			2.9	3.1		V
		B = 1000		-2.9	-3		-
		$R_L = 100\Omega$	T = 40°C to 105°C	2.8			
			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	-2.8			





# 5.6 Electrical Characteristics: ±5V (continued)

	PARAMETER	TEST C	CONDITIONS	MIN	TYP	MAX	UNIT
		Sourcing,		29	31		
	Customat comment (on an Incom)	$R_L = 100\Omega$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	28			Л
	Output current (open loop)	Sinking,		29	30		mA
		$R_L = 100\Omega$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	28			
	Contract comment (in the comment)	Sourcing, $R_L = 100\Omega$			30		
	Output current (in linear region)	Sinking, $R_L = 100\Omega$			31		mA
	Contract of the state of the same of	Sourcing			135		
lsc	Output short-circuit current	Sinking			100		mA
	O				6.2	8	1
l <sub>S</sub>	Supply current	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$				9	mA
0.0		A <sub>V</sub> = +2,	LM7171A		1200		
SR	Slew rate	$V_{IN} = 3.2V_{PP}$	LM7171B		950		V/µs
	Links with the surface title	LM7171A			125		N41.1-
	Unity-gain bandwidth	LM7171B			125		MHz
	0.10 for	A	LM7171A		140		N 41 1-
	−3dB frequency	A <sub>V</sub> = +2	LM7171B		140		MHz
	Discourse	LM7171A			68		D
Φm	Phase margin	LM7171B			57		Deg
	C-441: tim (0.49/)	$A_V = -1$ , $V_{OUT} = \pm 1V$ ,	LM7171A		15		
t <sub>s</sub>	Settling time (0.1%)	$R_L = 500\Omega$	LM7171B		56		ns
	Duana action dalor	$A_V = -2$ , $V_{IN} = \pm 1V$ ,	LM7171A		2.5		
t <sub>p</sub>	Propagation delay	$R_L = 500\Omega$	LM7171B		6		ns
		Ι Μ7474 Λ	f <sub>IN</sub> = 10kHz		-125		
HD2	Second harmonic distortion	LM7171A	f <sub>IN</sub> = 5MHz		-72		dBc
пи	Second narmonic distortion	LM7171B	f <sub>IN</sub> = 10kHz		-102		ubc
		LIVI/ I/ ID	f <sub>IN</sub> = 5MHz		-70		
		L N 7 4 7 4 A	f <sub>IN</sub> = 10kHz		-129		
LIDO		LM7171A	f <sub>IN</sub> = 5MHz		-81		4D -
HD3	Third harmonic distortion	LM7474D	f <sub>IN</sub> = 10kHz		-110		dBc
		LM7171B	f <sub>IN</sub> = 5MHz		-51		
_	Input referred velters reise	f = 10kl l=	LM7171A		8.5		m\ //:/I I=
e <sub>n</sub>	Input-referred voltage noise	f = 10kHz	LM7171B		14		— nV/√Hz
	Input referred extract asias	f = 10kH=	LM7171A		1		
i <sub>n</sub>	Input-referred current noise	f = 10kHz	LM7171B		1.8		pA/√Hz




# 5.7 Typical Characteristics: LM7171A



























# 5.8 Typical Characteristics: LM7171B




Figure 5-40. Supply Current vs Supply Voltage




Figure 5-41. Supply Current vs Temperature




Figure 5-42. Input Offset Voltage vs Temperature




Figure 5-43. Input Bias Current vs Temperature




Figure 5-44. Short Circuit Current vs Temperature (Sourcing)




Figure 5-45. Short Circuit Current vs Temperature (Sinking)






Figure 5-46. Output Voltage vs Output Current




Figure 5-47. Output Voltage vs Output Current




Figure 5-48. CMRR vs Frequency




Figure 5-49. PSRR vs Frequency




Figure 5-50. PSRR vs Frequency




Figure 5-51. Open Loop Frequency Response




Figure 5-52. Open Loop Frequency Response




Figure 5-53. Gain-Bandwidth Product vs Supply Voltage




Figure 5-54. Gain-Bandwidth Product vs Load Capacitance




Figure 5-55. Large Signal Voltage Gain vs Load




Figure 5-56. Large Signal Voltage Gain vs Load





Figure 5-57. Input Voltage Noise vs Frequency









Figure 5-58. Input Voltage Noise vs Frequency

Figure 5-59. Input Current Noise vs Frequency







Figure 5-60. Input Current Noise vs Frequency

Figure 5-61. Slew Rate vs Supply Voltage






Figure 5-62. Slew Rate vs Input Voltage

Figure 5-63. Slew Rate vs Load Capacitance

at T<sub>A</sub>= 25°C (unless otherwise noted)




Figure 5-64. Open Loop Output Impedance vs Frequency






Figure 5-65. Open Loop Output Impedance vs Frequency



 $A_V$  = -1  $V_S$  = ±15V Figure 5-66. Large-Signal Pulse Response



 $A_V$  = -1  $V_S$  = ±5V Figure 5-67. Large-Signal Pulse Response





Figure 5-68. Large-Signal Pulse Response

 $V_S = \pm 15V$ 




 $A_V = +2$   $V_S = \pm 5V$ 


Figure 5-69. Large-Signal Pulse Response

 $A_V = +2$ 






at T<sub>A</sub>= 25°C (unless otherwise noted)



 $A_V = +2$ 

 $A_V = +2$ 

Figure 5-76. Closed-Loop Frequency Response vs Capacitive Load



 $A_{V} = +2$ 

 $A_V = +2$ 

Figure 5-77. Closed-Loop Frequency Response vs Input Signal Level




Figure 5-78. Closed-Loop Frequency Response vs Input Signal Level




Figure 5-79. Closed-Loop Frequency Response vs Input Signal Level




Figure 5-80. Closed-Loop Frequency Response vs Input Signal Level




Figure 5-81. Closed-Loop Frequency Response vs Input Signal Level



at T<sub>A</sub>= 25°C (unless otherwise noted)




Figure 5-82. Closed-Loop Frequency Response vs Input Signal Level




Figure 5-83. Closed-Loop Frequency Response vs Input Signal Level





Figure 5-84. Closed-Loop Frequency Response vs Input Signal Level



THD measurement at low frequency limited by test instrument

Figure 5-85. Total Harmonic Distortion vs Frequency




Figure 5-86. Total Harmonic Distortion vs Frequency




Figure 5-87. Undistorted Output Swing vs Frequency

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated




Figure 5-88. Undistorted Output Swing vs Frequency






Figure 5-89. Undistorted Output Swing vs Frequency



THD measurement at low frequency limited by test instrument





THD measurement at low frequency limited by test instrument

Figure 5-91. Harmonic Distortion vs Frequency




Figure 5-92. Maximum Power Dissipation vs Ambient Temperature

#### 6 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### **6.1 Application Information**

The LM7171 is a very high-speed, voltage-feedback amplifier (VFA). This device consumes only 6.5mA of supply current while providing a unity-gain bandwidth of 200MHz and a slew rate of 4100V/µs. The LM7171 also has other great features such as low differential gain and phase and high output current.

The LM7171 is a true VFA. Unlike a current-feedback amplifier (CFA) with a low inverting input impedance and a high noninverting input impedance, both inputs of a VFA have high-impedance nodes. The low-impedance inverting input of a CFA and a feedback capacitor create an additional pole that leads to instability. As a result, CFAs cannot be used in traditional op-amp circuits such as photodiode amplifiers, I-to-V converters, and integrators, where a feedback capacitor is required.

#### **6.1.1 Circuit Operation**

The class AB input stage in LM7171 is fully symmetrical and has a similar slewing characteristic to a CFA. In the LM7171 simplified schematic, Q1 through Q4 form the equivalent of the current-feedback input buffer,  $R_E$  the equivalent of the feedback resistor, and stage A buffers the inverting input. The triple-buffered output stage isolates the gain stage from the load to provide low output impedance.

#### 6.1.2 Slew Rate Characteristic

The slew rate of LM7171 is determined by the current available to charge and discharge an internal high impedance node capacitor. This current is the differential input voltage divided by the total degeneration resistor R<sub>E</sub>. Therefore, the slew rate is proportional to the input voltage level, and the higher slew rates are achievable in the lower gain configurations. A curve of slew rate versus input voltage level is provided in *Section 5.8*.

When a very fast large signal pulse is applied to the input of an amplifier, some overshoot or undershoot occurs. By placing an external resistor such as  $1k\Omega$  in series with the input of LM7171, the bandwidth is reduced to help lower the overshoot.

#### 6.1.2.1 Slew-Rate Limitation

If the amplifier input signal amplitude is too large and the frequency too high, the amplifier is slew-rate limited. This limiting can cause ringing in the time domain and peaking in the frequency domain at the output of the amplifier.

For the  $A_V$  = +2 curves, slight peaking occurs. This peaking at high frequency (> 100MHz) is due to a large input signal at a high enough frequency that exceeds the amplifier slew rate. The peaking in the frequency response does not limit the pulse response in the time domain, and the LM7171 is stable with a noise gain of  $\geq$  +2.

advat Faldan Linka, / M7474

Copyright © 2024 Texas Instruments Incorporated

#### 6.1.3 Compensation for Input Capacitance

The combination of an amplifier input capacitance with the gain setting resistors adds a pole that can cause peaking or oscillation. To solve this problem, a feedback capacitor with a value of

$$C_F > (R_G \times C_{IN}) / R_F \tag{1}$$

can be used to cancel that pole. For LM7171, a feedback capacitor of 2pF is recommended. Figure 6-1 illustrates the compensation circuit.




Figure 6-1. Compensating for Input Capacitance

#### **6.2 Typical Applications**




Figure 6-2. Fast Instrumentation Amplifier

$$V_{IN} = V_2 - V_1$$

if R6 = R2, R7 = R5, and R1 = R4

 $\frac{V_{OUT}}{V_{IN}} = \frac{R6}{R2} \left( 1 + 2 \frac{R1}{R3} \right) = 3$ 

R1

 $\frac{R1}{R3}$ 
 $\frac{R2}{510\Omega}$ 
 $\frac{R2}{510\Omega}$ 

Figure 6-3. Multivibrator

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback






Figure 6-4. Pulse Width Modulator




Figure 6-5. Video Line Driver

#### 6.3 Power Supply Recommendations

#### 6.3.1 Power-Supply Bypassing

Bypassing the power supply is necessary to maintain low power-supply impedance across frequency. To bypass both positive and negative power supplies individually, place  $0.01\mu F$  ceramic capacitors directly to the power-supply pins, and  $2.2\mu F$  tantalum capacitors close to the power-supply pins.





Figure 6-6. Power-Supply Bypassing

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

#### 6.3.2 Termination

In high-frequency applications, reflections occur if signals are not properly terminated. Figure 6-7 shows a properly terminated signal while Figure 6-8 shows an improperly terminated signal.



To minimize reflection, use coaxial cable with matching characteristic impedance to the signal source. Terminate the other end of the cable with the same-value terminator or resistor. For commonly used cables, RG59 has a  $75\Omega$  characteristic impedance, and RG58 has a  $50\Omega$  characteristic impedance.

#### 6.3.3 Driving Capacitive Loads

Amplifiers driving capacitive loads can oscillate or have ringing at the output. To eliminate oscillation or reduce ringing, place an isolation resistor as shown in Figure 6-9. The combination of the isolation resistor and the load capacitor forms a pole to increase stability by adding more phase margin to the overall system. The desired performance depends on the value of the isolation resistor; the bigger the isolation resistor, the more damped the pulse response becomes. For LM7171, a  $50\Omega$  isolation resistor is recommended for initial evaluation. Figure 6-10 shows the LM7171 driving a 150pF load with the  $50\Omega$  isolation resistor.




Figure 6-9. Isolation Resistor Used to Drive Capacitive Load




Figure 6-10. The LM7171 Driving a 150pF Load With a 50Ω Isolation Resistor

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

#### 6.3.4 Power Dissipation

The maximum power allowed to dissipate in a device is defined as:

$$P_{D} = \left(T_{J(MAX)} - T_{A}\right) / \theta_{JA} \tag{2}$$

#### where

- P<sub>D</sub> is the power dissipation in a device
- $T_{J(max)}$  is the maximum junction temperature
- T<sub>A</sub> is the ambient temperature
- R<sub>θJA</sub> is the thermal resistance of a particular package

For example, for the LM7171 in a SOIC-8 package, the maximum power dissipation at 25°C ambient temperature is 730mW.

Thermal resistance, R  $_{\theta JA}$ , depends on parameters such as die size, package size and package material. The smaller the die size and package, the higher R $_{\theta JA}$  becomes. The 8-pin DIP package has a lower thermal resistance (108°C/W) than that of 8-pin SOIC (172°C/W). Therefore, for higher dissipation capability, use an 8-pin DIP package.

The total power dissipated in a device can be calculated as:

$$P_D = P_Q + P_L \tag{3}$$

#### where

P<sub>Q</sub> is the quiescent power dissipated in a device with no load connected at the output. P<sub>L</sub> is the power dissipated in the device with a load connected at the output; P<sub>L</sub> is not the power dissipated by the load.

Furthermore,

- PQ is the supply current × total supply voltage with no load
- P<sub>L</sub> is the output current × (voltage difference between supply voltage and output voltage of the same side of supply voltage)

For example, the total power dissipated by the LM7171 with  $V_S = \pm 15V$  and output voltage of 10V into 1k $\Omega$  is

$$P_{D} = P_{O} + P_{I} \tag{4}$$

$$= (6.5 \text{mA}) \times (30 \text{V}) + (10 \text{mA}) \times (15 \text{V} - 10 \text{V})$$
 (5)

$$= 195 \text{mW} + 50 \text{mW}$$
 (6)

$$= 245 \text{mW} \tag{7}$$

#### 6.4 Layout

#### 6.4.1 Layout Guidelines

#### 6.4.1.1 Printed Circuit Board and High-Speed Op Amps

There are many things to consider when designing printed circuit boards (PCBs) for high-speed op amps. Without proper caution, excessive ringing, oscillation, and other degraded ac performance can easily occur in high-speed circuits. As a rule, keep signal traces short and wide to provide low inductance and low impedance paths. Ground any unused board space to reduce stray signal pickup. Ground critical components at a common point to eliminate voltage drop. Sockets add capacitance to the board and can affect high-frequency performance. Soldering the amplifier directly into the PCB without using any socket is better.

# 6.4.1.2 Using Probes

Active (FET) probes are an excellent choice for taking high-frequency measurements because of the wide bandwidth, high input impedance, and low input capacitance. However, the probe ground leads provide a long ground loop that produces errors in measurement. Instead, ground the probes directly by removing the ground leads and probe jackets and using scope probe jacks.

#### 6.4.1.3 Component Selection and Feedback Resistor

In high-speed applications, keep all component leads short. For discrete components, choose carbon composition-type resistors and mica-type capacitors. Surface-mount components are preferred over discrete components for minimum inductive effect.

Large values of feedback resistors can couple with parasitic capacitance and cause undesirable effects. such as ringing or oscillation in high-speed amplifiers. For LM7171, a feedback resistor of  $510\Omega$  gives optimized performance.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



# 7 Device and Documentation Support

#### 7.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 7.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 7.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 7.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 7.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 8 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision C (September 2014) to Revision D (February 2024)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Updated Package Information	1
•	Deleted footnote from Recommended Operating Conditions	
•	Changed DC and AC specifications tables to Electrical Characteristics: ±15V	
•	Changed LM7171A unity-gain bandwidth from 200MHz to 160MHz	4
•	Changed LM7171A settling time from 42ns to 16ns	4
•	Changed LM7171 A Input-referred voltage noise from 14nV/√Hz to 8.5nV/√Hz	4
•	Changed LM7171 A Input-referred current noise from 1.5pA/√Hz to 1pA/√Hz	4
•	Changed DC and AC specifications tables to Electrical Characteristics: ±5V	<mark>6</mark>
•	Changed LM7171A slew rate from 950V/µs to 1200V/µs	6
•	Changed LM7171A phase margin from 57° to 68°	<mark>6</mark>
•	Changed LM7171A settling time from 56ns to 15ns	<mark>6</mark>
•	Changed LM7171A propagation delay from 6ns to 2.5ns	
•	Changed LM7171A input-referred voltage noise from 14nV/√Hz to 8.5nV/√Hz	6
•	Changed LM7171A input-referred current noise from 1.8pA/√Hz to 1pA/√Hz	6
•	Added new Typical Characteristics section for LM7171A	
•	Deleted second paragraph in Slew-Rate Limitation	24

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



	Changes from Revision B	(March 2013) to	Revision C	(September 2014)
--	-------------------------	-----------------	------------	------------------

Page

 Changed data sheet flow and layout to conform with new TI standards. Added the following sections: Device Information Table, Application and Implementation; Layout; Device and Documentation Support; Mechanical, Packaging, and Ordering Information

#### Changes from Revision A (March 2013) to Revision B (March 2013)

Page

# 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 7-Dec-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM7171AIM/NOPB	LIFEBUY	SOIC	D	8	95	RoHS & Green	(6) SN	Level-1-260C-UNLIM	-40 to 85	LM71 71AIM	
LM7171AIMX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LM71 71AIM	Samples
LM7171BIM/NOPB	LIFEBUY	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LM71 71BIM	
LM7171BIMX/NOPB	LIFEBUY	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LM71 71BIM	
LM7171BIN/NOPB	LIFEBUY	PDIP	Р	8	40	RoHS & Green	NIPDAU	Level-1-NA-UNLIM	-40 to 85	LM7171 BIN	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# PACKAGE OPTION ADDENDUM

www.ti.com 7-Dec-2023

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Dec-2023

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM7171AIMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM7171BIMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

www.ti.com 7-Dec-2023



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM7171AIMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM7171BIMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Dec-2023

#### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM7171AIM/NOPB	D	SOIC	8	95	495	8	4064	3.05
LM7171BIM/NOPB	D	SOIC	8	95	495	8	4064	3.05
LM7171BIN/NOPB	Р	PDIP	8	40	502	14	11938	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# P (R-PDIP-T8)

# PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated