1 Introduction

This project is done as part of the Computer Architecture Course under Prof. Nanditha Rao. This assignment has two parts to it. The first part is the Non-Pipelined Processor. In this code we ask the user to put Sorting/Factorial/Fibonacci as an input in the terminal which contains the binary format of the Mips code. As the output it creates a '.txt' file which contains the output of the required code in the register memory or the data memory. We have implemented all 5 instruction phases: IF, ID, EX, MEM, WB.

The second part of the assignment was to implement a Pipelined Processor with the resolution of the Data Hazards and Control Hazards. Here again we are taking the Binary format of the Mips code that we get from the assembler as the machine code, as the input. We are first detecting the Data -Hazards with the help of a function that we have created. With the help of this function, we are solving the data hazards that have occurred in the Mips machine code. There is no need for creating another function in order to calculate Control Hazards as Beq and Bne instructions only deal with the Control Hazards. We use Python Programming Language to implement both the Processors. The code is well commented and modularized for easy reading and ease of use.

2 <u>Code Explanation</u>

Both the processors have one python code file of itself and the text files which contain the machine code of the Factorial, Fibonacci and Sorting codes.

Part - A

Here we are declaring all the dictionaries and initialising wherever required for the register memory and the data memory. We are also initialising the function dictionary for the R format type of instructions.

```
import time
instr_mem = {}

data_mem = {}

for i in range(101):

data_mem[i] = 0

data_mem[i] = 0

data_mem[6] = 4

data_mem[8] = 7

data_mem[12] = 10

data_mem[12] = 10

data_mem[16] = 6

"@@@@@": 0,"@@@@!": 0,"@@@@!": 0,"@@@!": 0,"@@!@!": 0,"@@!@!": 0,"@@!@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@@!@": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@!@@!": 0,"@@!@": 0,"@!@@!": 0,"@@!@": 0,"@@!@!": 0,"@@!@": 0,"@@!@!": 0,"@@!@": 0,"@@!@!": 0,"@@!@!": 0,"@@!@!": 0,"@@!@!": 0,"@@!@@!": 0,"@@!@!": "@@!@!": "@@@@!": "gil","@@@@!": "subtract","@@@@!": "addu",
"@@@@@": "sil"

popcode = {

"@@@@@@": "R","@@!@@@": "addi","@@@!@@": "beq","@@@@!@": "j","@@@@!!": "jal","l@@@!!": "load","l@!@!!": "store",
"@@@@@": "bne",

"@@@lol!": "bne",
}
```

Here we are in the Decode Phase and decoding the instructions and sending the required Control Signals.

Here we are in the Execute phase, where we are evaluating the operation as mentioned in the instruction format. We have also implemented the required Muxes wherever required with the help of if-else loops and passing the result of the operation performed to the next phase.

Here we are in the Memory Phase.

Here we are in the Writeback Phase and we are reading the machine code from the mentioned text file using the File format syntax. In this block of code we are also keeping a track of the number of clock cycles and printing it in the end to verify the result of the Non-Pipelined processor.

<u> Part – B</u>

The code remains the same as Non-Pipelined processor till the Writeback phase. After it, we have added the required code in order to convert it to a Pipelined Processor with the required hazard solving.

Here, this code finds the dependencies for the Data Hazard and takes the PC count of the dependent instructions into consideration and sends it to the next function for solving the same.

Here this code is responsible for the Pipelining of the entire processor. It makes sure that the 5 stages IF, ID, EX, MEM, WB are following the Pipelined form. It also solves the Data Hazards and Control Hazards on the way in order to ensure that the output is matching with the Non-Pipelined processor.

3 RESULT

Sorting Code

```
Sorting Contrag program
Printing data semony:
Address = 0, value = 4
Address = 1, value = 0
Address = 1, value = 0
Address = 5, value = 0
Address = 5, value = 0
Address = 6, value = 0
Address = 8, value = 0
Address = 1, value = 0
Address = 18, value = 0
Address = 2, value = 0
Address = 3, value = 0
Address = 3, value = 0
Address = 3, value = 0
Address = 5, value = 0
Address = 6, value = 0
Address = 8, value = 0
```

Factorial Codes

```
# factorial_Outputbut
Output for factorial_program:
Printing register memory:

Register = 00000, Value = 0
Register = 00000, Value = 0
Register = 00010, Value = 0
Register = 00101, Value = 0
Register = 00101, Value = 0
Register = 00101, Value = 0
Register = 00110, Value = 0
Register = 00101, Value = 0
Register = 01010, Value = 0
Register = 010010, Value = 0
Register = 010010, Value = 0
Register = 010010, Value = 0
Register = 01011, Value = 120
Register = 01011, Value = 120
Register = 01011, Value = 0
Register = 10010, Value = 0
```

Fibonacci Codes

4 Done BY:

- Valmik Belgaonkar (IMT2022020)
- Vedant Mangrulkar (IMT2022519)