



Department of Electrical and Computer Engineering

Second Semester , 2020/2021

ENCS 3310

Course Final Project Report

Student's Name: Mahmoud Samara

Student's No.: 1191602

Date: 31 -5-2021

Section: 1

Instructor: Dr.Abdelatif Abulssa

TABLE OF CONTENTS

I: Introduction	1
II: Theoretical overview	2
1. Stage (1) : Parallel Binary Multiplier Circuit.....	2
2. Stage (2) : Binary Multiplier Using Shift Method	2
III: Design philosophy	3
1. Stage (1) :	
A. Half and full adder:	3
B. N-bit adder:	3
C. Stage (1) full multiplier code:	4
D. Result checker and test bench:	4
2. Stage (2):	
A. Adder:	5
B. Register:	6
C. Full code:	6
D. Result checker and test bench:	7
IV: Simulation and results	8
1. Stage (1) :	8
2. Stage (2) :	8
V: Conclusion and future works	9
VI: Appendix	10

I:Introduction:

In this project, we will implement a generic multiplier structurally using two different stages (structures) and then to write a complete code for verification the two stages. So, before talking about my project I will take about the binary multiplier in general. A binary multiplier is an electronic circuit used in digital electronics, such as a computer, to multiply two binary numbers. It is built using binary adders. This process is similar to the method taught to primary schoolchildren for conducting long multiplication on base-10 integers, but has been modified here for application to a base-2 (binary) numeral system.

The binary multiplier system has two inputs they are **X** that it will be the (multiplier) with **J** bits (the sign I will use in my code). For the second input it will be **Y** that it will be the (multiplicand) with **K** bits (the sign I will use in my code), and one output will be result that is $(J+K-1)$ bits. After that, both stages will be constructed from little entities which also will be constructed from a minimum entities. We will use these entities to make a complete stage as what we must do.

In my project I will make several basic gates and entities for example in stage 1, I will design a full code for the n bit adder and I use the basic gates to design (and , or , xor) to design half and full adder as It will be shown in my code, then I will make it as a reference for me to use it in the first stage that it depends on the adder and AND gates.

The two stages that we will build in my system: first, using binary bit multiplier and AND gates to make the multiplier which we had learned in digital course, the second stage is using shift register idea that depend on the number we multiply if it is 0 or 1 which we had learned in orga course.

There will be a test bench for each stage that has two registers: Test generator which sends the inputs to our system and send the outputs to the second register and it has a clock input, the second register is the Result analyzer which receives the behavioral output from the test generator and receives the output of the system, it make sure that the two outputs are correct. Finally, We will use (Aldec Active-HDL Student Edition) to simulate my project and test all results and outputs in both stages.

III: Design philosophy:

Before starting designing my code for both stages, first I need to make the basic gates that I need for my project. For that, I will design the full code for (and , or , xor) gates and they are as shown in the following figures:

```
-----AND gate code-----
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY AND_GATE IS
PORT(A,B: IN STD_LOGIC;
F: OUT STD_LOGIC);
END ENTITY AND_GATE;

ARCHITECTURE struct_and OF AND_GATE IS
BEGIN
F <= A AND B;
END ARCHITECTURE struct_and;

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY OR_GATE IS
PORT(A,B: IN STD_LOGIC;
F: OUT STD_LOGIC);
END ENTITY OR_GATE;

ARCHITECTURE struct_or OF OR_GATE IS
BEGIN
F <= A OR B;
END ARCHITECTURE struct_or;

-----XOR gate code-----
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY XOR_GATE IS
PORT(A,B: IN STD_LOGIC;
F: OUT STD_LOGIC);
END ENTITY XOR_GATE;

ARCHITECTURE struct_xor OF XOR_GATE IS
BEGIN
F <= A XOR B;
END ARCHITECTURE struct_xor;
```

Stage (1):

Half and full adder:

First, I designed a full code for the half adder to use it in the full adder. Then, I made the full adder code using two half adders. The figures below shows the code for (half adder , full adder).

```
-----half adder full code-----
--after making the basic gates we have to make n-bit adder but before that we have to make full adder
-- and to make the full adder I need two half adder , or gate

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY half_adder IS
PORT ( a,b : IN std_logic;
sum,carry: OUT std_logic
);
END half_adder;

ARCHITECTURE half_adder_arch OF half_adder IS
BEGIN
G1: ENTITY work.XOR_GATE(struct_xor) PORT MAP (a,b,sum);
G2: ENTITY work.AND_GATE(struct_and) PORT MAP (a,b,carry);
END half_adder_arch;

-----full adder full code-----
LIBRARY IEEE;
USE IEEE. STD_LOGIC_1164.ALL;

ENTITY fulladder IS
PORT (x,y,cin :IN STD_LOGIC;
sum,carry : OUT STD_LOGIC);
END fulladder;

ARCHITECTURE FA_arch OF fulladder IS
SIGNAL s1,c1,c2 : STD_LOGIC;
BEGIN
w1:ENTITY work.half_adder(half_adder_arch) PORT MAP (x,y,s1,c1);
w2:ENTITY work.half_adder(half_adder_arch) PORT MAP (s1,cin,sum,c2);
w3: ENTITY work.OR_GATE(struct_or) PORT MAP (c1,c2,carry);
END FA_arch;
```

Figure 3 : half adder + full adder

n-bit adder :

As we have seen in the stage 1 design we can notice that we need n bit adder. The n bit adder will be as following (number of adders equal M-1 , and the adder will be N-bit adder). The following figure shows how I used the full adder library to implement the code for n bit adder.

```
-----n bit adder full code-----
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY bit_adder IS
GENERIC (n : POSITIVE:=4);
PORT(x,y : IN STD_LOGIC_VECTOR(n-1 DOWNT0 0);
cin : IN STD_LOGIC;
sum : OUT STD_LOGIC_VECTOR(n-1 DOWNT0 0);
carryout : OUT STD_LOGIC);
END ENTITY bit_adder;

ARCHITECTURE bit_structural OF bit_adder IS
SIGNAL crry : STD_LOGIC_VECTOR(n DOWNT0 0);
BEGIN
crry(0) <= cin;
carryout <= crry(n);
loop1: FOR i IN 0 TO (n-1) GENERATE
g1 : ENTITY WORK.fulladder(FA_arch)
PORT MAP (x(i),y(i),crry(i),sum(i),crry(i+1));
END GENERATE loop1;
END ARCHITECTURE bit_structural;
```

STAGE 1 multiplier full code:

As shown in figure (4) that includes the code for stage 1. You can see initially that I used the component keyword to call the n bit adder entity , AND entity and I gave number of bits of the adder is 4, because it is a K. Also both inputs and outputs were generic. I also used the loop strategy because it is the easiest way when everything is in general way.

```
142 ENTITY stage1_mult IS
143
144     GENERIC(j: POSITIVE ; k: POSITIVE );
145     PORT(x : IN STD_LOGIC_VECTOR((j - 1) DOWNTO 0);
146          y : IN STD_LOGIC_VECTOR((k - 1) DOWNTO 0);
147          result : OUT STD_LOGIC_VECTOR((j + k - 1) DOWNTO 0));
148 END ENTITY stage1_mult;
149
150 ARCHITECTURE stage1_multBHV OF stage1_mult IS
151
152     TYPE tmp_array IS ARRAY (j-1 DOWNTO 0) OF std_logic_vector (k-1 DOWNTO 0);
153
154     SIGNAL allAnds, sum, shiftedSum: tmp_array;
155
156     SIGNAL cout : std_logic_vector (j-1 DOWNTO 0);
157
158     component AND_GATE IS -- calling AND_GATE entity using component
159
160     PORT(A,B: IN STD_LOGIC;
161
162     F: OUT STD_LOGIC);
163
164     END component;
165
166     component bit_adder IS -- calling bit_adder entity using component
167         GENERIC(n : POSITIVE:=4); -- since our code has j = 7 , k = 4 and the adder is j-1 k-bit so n = 4 as k
168
169         PORT(x, y : IN STD_LOGIC_VECTOR(n-1 DOWNTO 0);
170              cin : IN STD_LOGIC;
171              sum : OUT STD_LOGIC_VECTOR(n-1 DOWNTO 0);
172              carryout : OUT STD_LOGIC);
173
174     END component;
```

Figure 4 : Stage 1 multiplier

Result checker and test bench for stage 1:

Now for the verification we need test generator , result checker and testbench. In my code the test generator will be built as a loop like what we took in the lectures. The result checker I used in it assert to print the error message as we took in the lectures. Therefore, The Process assert make sure that the resulting output from our system equals to the correct one otherwise, print an error when the outputs are not equal to each other.

```
234 ENTITY TestGenerator IS
235
236     PORT(
237         CLK: IN STD_LOGIC:= '0';
238         x : out std_logic_vector(6 DOWNTO 0):="00000000";
239         y : out std_logic_vector(3 DOWNTO 0):="0000";
240         correct : OUT std_logic_vector(10 DOWNTO 0):="000000000000";
241     );
242
243 END TestGenerator;
244
245 ARCHITECTURE behavioral OF TestGenerator IS
246 BEGIN
247     PROCESS
248     BEGIN
249         FOR I IN 0 TO 127 LOOP
250             FOR J IN 0 TO 15 LOOP
251                 -- Set the inputs
252                 x <= CONV_STD_LOGIC_VECTOR(i,7);
253                 y <= CONV_STD_LOGIC_VECTOR(j,4);
254                 -- Calculate what the output of the mult should be
255                 correct <= CONV_STD_LOGIC_VECTOR(i*j,11);
256                 -- Wait until mult output
257                 WAIT until rising_edge(CLK);
258             END LOOP;
259         END LOOP;
260         WAIT;
261     END PROCESS;
262 END ;
263
264 LIBRARY ieee;
265 USE ieee.std_logic_1164.ALL;
266 USE ieee.std_logic_arith.ALL;
267
268 ENTITY ResultAnalyser IS
269
270     PORT(CLK: IN STD_LOGIC:= '0';
271          correct,result: IN STD_LOGIC_VECTOR(10 DOWNTO 0):="000000000000");
272
273 END ResultAnalyser;
274
275 ARCHITECTURE analyser OF ResultAnalyser IS
276 BEGIN
277     -- The Process below make sure that the resulting output from our system equals to the correct one
278     -- otherwise, print an error when the outputs are not equal to each other
279     PROCESS
280     BEGIN
281         assert (result = correct)
282         report "Something went wrong , because the results that were printed don't agree with the theoretical results"
283         severity ERROR;
284         WAIT UNTIL rising_edge(CLK);
285     END PROCESS;
286 END analyser;
287
288 LIBRARY ieee;
289 USE ieee.std_logic_1164.ALL;
290 USE ieee.std_logic_arith.ALL;
291
292 ENTITY PMULT_TEST IS
293
294 END PMULT_TEST;
295
296 ARCHITECTURE tb OF PMULT_TEST IS
297     SIGNAL CLK: STD_LOGIC:= '0';
298     SIGNAL x : std_logic_vector(6 DOWNTO 0):="00000000";
299     SIGNAL y : std_logic_vector(3 DOWNTO 0):="0000";
300     SIGNAL result : std_logic_vector(10 DOWNTO 0):="000000000000";
301     SIGNAL correct : std_logic_vector(10 DOWNTO 0):="000000000000";
302
303 BEGIN
304     CLK <= NOT CLK AFTER 10 NS;
305     G1: ENTITY WORK.TestGenerator(behavioral) PORT MAP(CLK, x, y, correct);
306     G2: ENTITY WORK.stage1_mult(stage1_multBHV) GENERIC MAP (7,4) PORT MAP(x, y, result(10 DOWNTO 0));
307     G3: ENTITY WORK.ResultAnalyser(analyser) PORT MAP(CLK, correct, result);
308 END;
```

Figure 5 : Stage 1 Test generator, result analyser and test bench

Stage (2):

In stage two as it is shift method and depending on the explaining figure in the project file I designed three circuits to use them in the final code and they are explained as the following:

A) Adder:

In the following figure (7) we can see the full code for the adder that is n bit adder, the output is n+ 1 bit, and I designed it using the behavioral way.

```
187
188 LIBRARY IEEE;
189 USE IEEE.STD_LOGIC_1164.ALL;
190 USE IEEE.NUMERIC_STD.ALL;
191
192 ENTITY AdderN IS
193   GENERIC (N: integer := 4);
194   PORT( A: IN std_logic_vector(N-1 DOWNT0 0); -- N bit Addenda
195         B: IN std_logic_vector(N-1 DOWNT0 0); -- N bit Augenda
196         S: OUT std_logic_vector(N DOWNT0 0) -- N+1 bit result, includes carry
197   );
198
199 END AdderN;
200 ARCHITECTURE Behavioral OF AdderN IS
201 BEGIN
202   S <= std_logic_vector(('0' & UNSIGNED(A)) + UNSIGNED(B));
203 END Behavioral;
204
```

Figure 7 : Adder

B) Register:

The following figure shows the full code for the shift register and also it used to clear enable. The register has 4 bit input as the value of (N).

```
208 LIBRARY IEEE;
209 USE IEEE.STD_LOGIC_1164.ALL;
210 ENTITY RegN IS
211   GENERIC (N: integer := 4);
212   PORT ( Din: IN std_logic_vector(N-1 DOWNT0 0); --N-bit input
213         Dout: OUT std_logic_vector(N-1 DOWNT0 0); --N-bit output
214         Clk: IN std_logic; --Clock (rising edge)
215         Load: IN std_logic; --Load enable
216         Shift: IN std_logic; --Shift enable
217         Clear: IN std_logic; --Clear enable
218         SerIn: IN std_logic --Serial input
219       );
220 END RegN;
221
222 ARCHITECTURE Behavioral OF RegN IS
223   SIGNAL Dinternal: std_logic_vector(N-1 DOWNT0 0); -- Internal state
224 BEGIN
225   PROCESS (Clk)
226   BEGIN
227     IF (rising_edge(Clk)) THEN
228       IF (Clear = '1') THEN
229         Dinternal <= (OTHERS => '0'); -- Clear
230       ELSIF (Load = '1') THEN
231         Dinternal <= Din; -- Load
232       ELSIF (Shift = '1') THEN
233         Dinternal <= SerIn & Dinternal(N-1 DOWNT0 1); -- Shift
234       END IF;
235     END IF;
236   END PROCESS;
237   Dout <= Dinternal; -- Drive outputs**
238 END Behavioral;
```

Figure 8 : Register

STAGE 2 multiplier full code:

As shown in figure (9) that includes the full code for stage 2. You can see initially that I used the component keyword to call the 3 main circuits that I designed before bit entity.

```
454 ENTITY Stage2_mult IS
455   PORT ( x: IN std_logic_vector(3 DOWNT0 0);
456         y: IN std_logic_vector(3 DOWNT0 0);
457         Product: OUT std_logic_vector(7 DOWNT0 0);
458         Start: IN std_logic;
459         Clk: IN std_logic;
460         Done: OUT std_logic);
461 END Stage2_mult;
462
463 ARCHITECTURE Behavioral OF Stage2_mult IS
464   --use work.mult_components.all; -- component declarations
465   -- internal signals to interconnect components
466   SIGNAL Mout,Qout: std_logic_vector (3 DOWNT0 0);
467   SIGNAL Dout,Aout: std_logic_vector (4 DOWNT0 0);
468   SIGNAL Load,Shift,AddA: std_logic;
469
470 BEGIN
471   C: ENTITY WORK.Controller(Behavioral) GENERIC MAP (2) -- Controller with 2-bit counter
472     PORT MAP (Clk,Qout(0),Start,Load,Shift,AddA,Done);
473
474   A: ENTITY WORK.AdderN(Behavioral) GENERIC MAP (4) -- 4-bit adder; 5-bit output includes carry
475     PORT MAP (Aout(3 DOWNT0 0),Mout,Dout);
476
477   M: ENTITY WORK.RegN(Behavioral) GENERIC MAP (4) -- 4-bit Multiplicand register
478     PORT MAP (y,Mout,Clk,Load,'0','0','0');
479
480   Q: ENTITY WORK.RegN(Behavioral) GENERIC MAP (4) -- 4-bit Multiplier register
481     PORT MAP (x,Qout,Clk,Load,Shift,'0',Aout(0));
482
483   ACC: ENTITY WORK.RegN(Behavioral) GENERIC MAP (5) -- 5-bit Accumulator register
484     PORT MAP (Dout,Aout,Clk,AddA,Shift,Load,'0');
485
486   Product <= Aout(3 DOWNT0 0) & Qout; -- 8-bit product
487
488 END Behavioral;
```

Figure 9 : STAGE 2 multiplier

Result checker and test bench for stage 2:

The Result checker below make sure that the resulting output from our system equals to the correct one otherwise, print an error when the outputs are not equal to each other using assert component and typing the error message.

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_ARITH.ALL;

ENTITY Resultcheck IS
PORT(CLK: IN STD_LOGIC:= '0';
correct,result: IN STD_LOGIC_VECTOR(7 DOWNTO 0):="00000000");
END Resultcheck;

ARCHITECTURE checker OF Resultcheck IS
BEGIN
-- The Process below make sure that the resulting output from our system equals to the correct one
-- otherwise, print an error when the outputs are not equal to each other
PROCESS
BEGIN
assert (result = correct)
report "The results that were obtained don't agree with the theoretical results"
severity ERROR;
WAIT UNTIL rising_edge(CLK);
END PROCESS;
END checker;
```

Figure 10 : checker

Finally the following figure shows the testbench for stage (2):

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;

ENTITY TBcircuit IS
END TBcircuit;

ARCHITECTURE arcTB OF TBcircuit IS
SIGNAL x , y : std_logic_vector(3 DOWNTO 0):="0000";
SIGNAL Product: std_logic_vector(7 DOWNTO 0):="00000000";
SIGNAL Start , Clk , Done : std_logic:= '0';

BEGIN

SYStb : ENTITY work.Stage2_mult(Behavioral) PORT MAP (x,y,Product,Start,Clk,Done);

Clk <= NOT Clk AFTER 15 ns;

Start<= NOT Start AFTER 30 ns;

x<= "0100" after 10 ns , "1000" after 20 ns,"0010" after 40 ns , "0001" after 80 ns ;
y<= "0001" after 10 ns , "1000" after 30 ns,"1001" after 60 ns , "0010" after 90 ns ;

END arcTB;
```

Figure 11 : TEST BENCH

IV:Simulation and results:

Stage(1):

These are some screenshots for the simulation shows the results of my final code for stage 1. We can conclude in stage 1 that for $7 * 4$ mult we need 4-bit adder. In addition, when making the test and analyser we have to use clk as a register to keep changing the value of the inputs.




Figure 12 : STAGE 1 simulation

Stage(2):

These are some screenshots for the simulation shows the results of my final code for stage 2. We can conclude in stage 2 that the shift or add depend on what we multiply 0 or 1.

The figures are:




Figure 13 : STAGE 2 simulation

V:Conclusion and Future works:

In conclusion, I am very proud of my work and the results I got even I didn't make stage two generic. On the other hand, the results I got agree with the theoretical especially in case one. Moreover, this project and its stages were very helpful for me because I learned many things, such as: I became now more capable with the VHDL program. In addition, the generic was a big problem for me and I solve it and the same thing with assert. Moreover, I became more familiar with VHDL and how to write commands like how to print an error, testing the systems and building entities in behavioral and structural logics.

I faced some problems with my project which sometimes made me give up, but I continued on the project to the end of these problems are: The general case in both stages were a big problem for me , because I have to make loops so that the lecture notes and youtube videos were my go-to for solving this problem. Furthermore, in the resulting parser when using assertion, I always had an error in the code, then I googled the issue and found that I had to add a library (std_logic_ARITH). In the end, everything were perfect.

I successfully designed a parallel multiplier and another way of multiplier using the shift method. I learnt a lot about types of adders and how to build them from full adder, also I noticed the difference between both stages even they give the same output. In my opinion, I think stage 1 is faster and better than stage 2 maybe because I saw it easier than stage2.

The project and its stages will help me in the future works, because as we know to computer works only with (one or zero) simply just binary numbers. So now I became more familiar with the computer brain and how the arithmetic operations done in it. Finally, this project and previously the assembly and Active HDL now will guide me to make a full calculator using VHDL code and that's what I am planning to. Moreover, during my work I noticed a problem in the parallel multiplier that before sending new data the cycle must end, this leads to very slow throughput, so I think in the future we can use a pipeline as a solution for the problem, which consists of using n-bit registers between an adder and the next one. In this way, new data can be sent while other data are still being operating.

THE END

THANK YOU FOR READING MY REPORT

VI: Appendix:

**** THE FULL CODE WERE ATTACHED IN A SINGLE .vhd FILE ****