RV32I Reference Card

CS-173 Fundamentals of Digital Systems

 $\begin{array}{c} 12 \mathrm{th} \ \mathrm{June} \ 2024 \\ @ \ 2024 \ \mathrm{EPFL} \end{array}$

1 Assembler directives

Directive	Effect
.text	Store subsequent instructions at next available address in <i>text</i> segment
.data	Store subsequent items at next available address in data segment
.asciiz	Store string followed by null-terminator in .data segment
.byte	Store listed values as 8-bit bytes
.word	Store listed values as 32-bit words

2 Registers

Register	Mnemonic	Description
x0	zero	Hard-wired zero
x1	ra	Return Address
x2	sp	Stack Pointer
x3	gp	Global Pointer
x4	tp	Thread Pointer
x5	t0	Temporary/alternate link register
x6-7	t1-2	Temporaries
x8	s0/fp	Saved register/Frame Pointer
x9	s1	Saved register
x10-11	a0-1	Function Arguments/return values
x12-17	a2-7	Function Arguments
x18-27	s2-11	Saved registers
x28-31	t3-6	Temporaries
pc		Program counter

3 Instruction types

	31 25	$24 \qquad 20$	19 15	14 12	11 7	6 0	
${f R}$	funct7	rs2	rs1	funct3	rd	opcode	Register-Register
Ι	imm[11	:0]	rs1	funct3	rd	opcode	Register-Immediate
I	funct7	imm[4:0]	rs1	funct3	rd	opcode	Register-Immediate Shift
\mathbf{S}	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	Store
\mathbf{B}	imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode	Branch
\mathbf{U}	imm[31:12]			rd	opcode	Upper Immediate	
\mathbf{J}	imm[20 10:1 11 19:12]			rd	opcode	Jump	

4 Instructions

Instru	uction	Pseudocode	Type	funct7	funct3	opcode		
Shift								
sll	rd,rs1,rs2	$\mathtt{rd} \leftarrow \mathtt{rs1} \ll \mathtt{rs2}$	R	0x00	0x1	0x33		
slli	rd,rs1,imm	$\mathtt{rd} \leftarrow \mathtt{rs1} \ll \mathtt{imm}$	I	0x00	0x1	0x13		
srl	rd,rs1,rs2	$\mathtt{rd} \leftarrow \mathtt{rs1} \gg_u \mathtt{rs2}$	\mathbf{R}	0x00	0x5	0x33		
srli	rd,rs1,imm	$\mathtt{rd} \leftarrow \mathtt{rs1} \gg_u \mathtt{imm}$	I	0x00	0x5	0x13		
sra	rd,rs1,rs2	$\mathtt{rd} \leftarrow \mathtt{rs1} \gg_s \mathtt{rs2}$	\mathbf{R}	0x20	0x5	0x33		
srai	rd,rs1,imm	$\mathtt{rd} \leftarrow \mathtt{rs1} \gg_s \mathtt{imm}$	I	0x20	0x5	0x13		
Arith	metic							
add	rd,rs1,rs2	$\mathtt{rd} \leftarrow \mathtt{rs1} + \mathtt{rs2}$	\mathbf{R}	0x00	0x0	0x33		
addi	rd,rs1,imm	$\mathtt{rd} \leftarrow \mathtt{rs1} + \mathtt{sext}(\mathtt{imm})$	I		0x0	0x13		
sub	rd,rs1,rs2	$\mathtt{rd} \leftarrow \mathtt{rs1} - \mathtt{rs2}$	\mathbf{R}	0x20	0x0	0x33		
lui	rd,imm	$\mathtt{rd} \leftarrow \mathtt{imm} \ll 12$	U			0x37		
auipc	rd,imm	$\mathtt{rd} \leftarrow \mathtt{pc} + (\mathtt{imm} \ll 12)$	U			0x17		
Logic	 al							
xor	rd,rs1,rs2	$\mathtt{rd} \leftarrow \mathtt{rs1}^{\;\wedge} \; \mathtt{rs2}$	\mathbf{R}	0x00	0x4	0x33		
xori	rd,rs1,imm	$rd \leftarrow rs1^{\land} sext(imm)$	I	01100	0x4	0x13		
or	rd,rs1,rs2	$rd \leftarrow rs1 \mid rs2$	R	0x00	0x6	0x33		
ori	rd,rs1,imm	$rd \leftarrow rs1 \mid sext(imm)$	I	0200	0x6	0x13		
and	rd,rs1,rs2	$rd \leftarrow rs1 \& rs2$	R	0x00	0x7	0x33		
andi	rd,rs1,imm	$rd \leftarrow rs1 \& sext(imm)$	I	0200	0x7	0x13		
		Tu (151 & SOAT (1mm)			0111	0110		
Comp slt	pare rd,rs1,rs2	$\mathtt{rd} \leftarrow \mathtt{rs1} <_s \mathtt{rs2}$	R	0x00	0x2	0x33		
slti			I I	0x00	0x2 0x2			
	rd,rs1,imm rd,rs1,rs2	$rd \leftarrow rs1 <_s sext(imm)$	R	000		0x13		
sltu	rd,rs1,rs2 rd,rs1,imm	$ ext{rd} \leftarrow ext{rs1} <_u ext{rs2} \ ext{rd} \leftarrow ext{rs1} <_u ext{sext(imm)}$	I I	0x00	0x3 0x3	0x33 0x13		
		$1u \leftarrow 1s1 \setminus_u sext(1mm)$	1		0.1.3			
Branc			D		0.0	0.00		
beq	rs1,rs2,imm	$pc \leftarrow pc + sext(imm \ll 1)$, if $rs1 = rs2$	В		0x0	0x63		
bne	rs1,rs2,imm	$pc \leftarrow pc + sext(imm \ll 1)$, if $rs1 \neq rs2$	В		0x1	0x63		
blt	rs1,rs2,imm	$pc \leftarrow pc + sext(imm \ll 1)$, if $rs1 <_s rs2$	В		0x4	0x63		
bge	rs1,rs2,imm	$pc \leftarrow pc + sext(imm \ll 1)$, if $rs1 \ge_s rs2$	В		0x5	0x63		
bltu	rs1,rs2,imm	$pc \leftarrow pc + sext(imm \ll 1)$, if $rs1 <_u rs2$	В		0x6	0x63		
bgeu	rs1,rs2,imm	$pc \leftarrow pc + sext(imm \ll 1)$, if $rs1 \ge_u rs2$	В		0x7	0x63		
_	and link							
jal	rd,imm	$\mathtt{rd} \leftarrow \mathtt{pc} + 4$	J			0x6F		
		$\mathtt{pc} \leftarrow \mathtt{pc} + \operatorname{sext}(\mathtt{imm} \ll 1)$	_					
jalr	rd,rs1,imm	$rd \leftarrow pc + 4$	I		0x0	0x67		
		$\mathtt{pc} \leftarrow (\mathtt{rs1} + \mathtt{sext}(\mathtt{imm})) \ \& \ ({\sim}1)$						
Load								
lb	rd,imm(rs1)	$\mathtt{rd} \leftarrow \mathrm{sext}(\mathrm{mem}[\mathtt{rs1} + \mathrm{sext}(\mathtt{imm})][7:0])$	I		0x0	0x03		
lbu	rd,imm(rs1)	$\mathtt{rd} \leftarrow \mathtt{zext}(\mathtt{mem}[\mathtt{rs1} + \mathtt{sext}(\mathtt{imm})][7:0])$	I		0x4	0x03		
lh	rd,imm(rs1)	$\mathtt{rd} \leftarrow \mathrm{sext}(\mathrm{mem}[\mathtt{rs1} + \mathrm{sext}(\mathtt{imm})][15:0])$	I		0x1	0x03		
lhu	rd,imm(rs1)	$\mathtt{rd} \leftarrow \mathtt{zext}(\mathtt{mem}[\mathtt{rs1} + \mathtt{sext}(\mathtt{imm})][15:0])$	I		0x5	0x03		
lw	rd,imm(rs1)	$\mathtt{rd} \leftarrow \mathrm{mem}[\mathtt{rs1} + \mathrm{sext}(\mathtt{imm})]$	I		0x2	0x03		
Store								
sb	rs2,imm(rs1)	$\mathrm{mem}[\mathtt{rs1} + \mathrm{sext}(\mathtt{imm})] \leftarrow \mathtt{rs2}[7:0]$	\mathbf{S}		0x0	0x23		
sh	rs2,imm(rs1)	$\operatorname{mem}[\operatorname{rs1} + \operatorname{sext}(\operatorname{imm})] \leftarrow \operatorname{rs2}[15:0]$	\mathbf{S}		0x1	0x23		
sw	rs2,imm(rs1)	$\text{mem}[\texttt{rs1} + \text{sext}(\texttt{imm})] \leftarrow \texttt{rs2}$	\mathbf{S}		0x2	0x23		
D	1 - : 4 4 :	M	λ (•				
		Translation	Meaning					
li	rd,imm	Various	Load immediate					
la	rd,imm	•			Load address			
		addi rd,rd,imm[11:0]	7					
j	imm	jal x0,imm	Jump					
nop		addi x0,x0,0	No op	eration				
	~ B:	itwise NOT ≪ Left shift	mem	Memory acc	ess			
		itwise AND \gg Right shift		Sign extend				
		itwise OR op_s Signed $operation$		Zero extend				
		itwise XOR op_u Unsigned op eration						
	D.	ρ_u officially operation						