Learn	CUDA	in uv	After noon
-------	------	-------	------------

7	1	1 . 1		
TV	mil	uct	100	

why fuster?

many more cores, different kind of memory.


But, Gpus cannot be used on their own. Not your gast an os,

for example

Copus accelerate computationally dominating sections of and cale (Which we call kernels). Kernels are decomposed to run in parallel

on multiple cores.


separate memory spaces



CUDA is an extension to C/C++ that allows pragramming Upus.


Stream Computing serial or seguntial

Perallel



争争与一声

Hard ware



0 0 0 0 0 --- DC Shared memory

SMS - Streaming multiprocessors. The number of sms onth cores per SM <u>Varries</u> cuross generation.


•	) live need an abstraction that will perfor different generations of lifes.	
	This is abstracted as a grid of thread blacks	<b>(</b> • • • • • • • • • • • • • • • • • • •
	Each block in a grid contains multiple threads,	mapping onto the
	orts in an SM.	
_	so, the myping is block -> SM	
	thread - core in an SM	
		oh the details et
	Instead, he evergubscribe, and the system will	perform the scheduling
•	1 1 1 1 1861 10000 block ( thun 3/15 0	VIV
	cares. This way everything is kept as busy of	is possible, giving
	the best possible performance.	
	CUDA	
٠	don't have	
	dim3 my_xyz_values (x value,	yulut, Evalue)
	.1	
٥	Access with x (as usual).	
	11 11 Ec. 10	7
	Hotel Example	
9	Serial solution	
	for(i=0;i <n;i+1)d< th=""><th>(-</th></n;i+1)d<>	(-
	result $[i] = \lambda * i$	
	3	O contra that this is
	parallel 1	1) spenty that this is
	global_ void my Kernel (int * result)	@ internal var unique
	int i = thread Idx.x; @	to each thread in
	result (i) = 2 * i j	a block. It's a
	result (1) - 21/	
	. 5	dim3 type but since our problem is 10, m don't
		usa .y am .Z.
1		., .,

```
Launding the heard from the CPM;
              dim 3 blocks Per Grid (1, 1, 1); // 1 block
               dim3 threads Per Block (N. 1, 1); // N/ threads
               my Kerml <<<< blocks for arid, threads PerBlock >>>> (result);
 The above example won't be fast, since M it only uses 1
 block (which maps to 1 sm). To use multiple blocks:
             _ global _ void my Kerml (int x result)
                   block Idx. X
                   int i = Broad Madx x Bl blak Dim. x + thread Idx. x;
             resulf [i] = 2 * X;
             din3 blacks for Grid (N/256, 1,1); 1/ assuming N35 256 == 0
             ding threads Per Black (256, 1, 1);
             my Kernel <<< blocks fer arid, threads PerBlock >>>> (result);
we have chosen to use 256 threads per block, which is typically
a good number (why?)
            example: float float float +c) & global add Vectors (WH +a, Wh +b, MH *c) &
Vector addition example:
                      int i - block Idx. x * block Dim. x + thread Idx. x ;
                c(i) = U(i) + b(i) i
             ding bpg (N/256,1,1);
             Um3 + pb (256,1,1);
             add Vectors <<<< bpg, +pb > >>> (a, b, c);
```

```
2D Example
            - global _ void matrix Add (float a [N][N], float b[N][N],
                                          flast c[N][N]) <
                       int J = black Idx. X * black Dim. x + thread Idx x;
                       int i = black Idx. y + black Din.y + thread tdx.y;
                       C[i][J] = \alpha[i][J] + b[i][J]
              3
             int main() &
                  din 3 bpg (N/16, N/16, 1)
                  dim3 tpb (16,16,1);
                  inatrix Add <<<< bpg , tpb >>>> (a, b, c);
                                                             N/16
             z
                                                N/16
                                                blocks
Memory Management
 Stuff in the Kenul Irs to point at GPU memory.
 olla and the memory on the apu with:
              float xd;
              cuda Malloc (8 a, N* Ben size of (float))
              (uda Free (a);
                              destinition
copying memory
               cuba Memopy (array_device, array_host, N-Size of (flast),
                             cula Memopy Host To Device);
               cuda Memcpy (array-device, array host, N + size of (float),
                             cula Memory Device To Host);
* trunsfers are relatively slow!
                                (hence - upu)
```

Sync Pethreen Host and Device Kurnel calls are non-blocking (i.e., host program continues either it calls the kernel). Use cuch Thread Synchronize() to built for kernel to finish · Standard Cuda Memcpy Calls are blocking (noon-blocking variants exist) It's good practice to just put the cula Thread Synchronize (). Sync Betheen (UDA Through 10 sync between threads in a black, USA syncthreads () Example: Communicate a value bethen threads. (Assume X is local and urray is shared.) if (thread Idx. X = = 0) array [0] = X; Syncthreads (); if (thread Idx. x = = 1) x = array [0]; · It is not possible to communicate between different blacks. Must instead exit kernel and start a new one. GPU performance Inhibitors copying data to/from device Device under-utilisation / GPU memory latences ctpu memory bandwilth Call brunching Host - Device Duta Copy copying from host to divice is expensive. he hant to in, n, m, zy MSL copies. Keep duta resident on device. May require importing routines to in device, even it they are not computationally expensive. Might be quicker to calculate something from scratch on church instead of copying.

## Duta copy optimization Example Loop over timesteps inexpensive\_raitin\_on\_hast (duta\_on\_host) copy, data from host to device PXP AISINA\_ routing\_ on\_device (data on\_divice) copy duta from device to host end · pbc slob ! port inexpensive routine to device and more duta copies outside of loop. Copy duta from host to device Loop over timesteps inexpensive-routile-on device (dutu-on device) expassive varine on device (duly on device) end copy data from divice to host Exposing parallelism GEN performance vilus on the usage of many threads If a lot of code remains serial, effectiveness of copy will he limited (Amdahl's law) Occupancy and Manny Latency Hiding · Decompose loops to threads For bust performance, # threads >> # cores Accesses to apu memory have several hundred cycles latency. When a thread stalls builting for data, it another thread can Shitch in this latency can be hidden. NVIDIA Cipus have very fast throud shifthing.



Example In (, outermost index runs fastest: I here i= blak IJx. x \* blak Dim.x + thread Edx. x; for ( J=9; J(N; J++) not coalesced. Consecutive autput [i][J] = 2 x input [i][J]; thread Edx-X Corvasponus to Consecutive i whus! J = block Idx x x blak Dim x + thraw Idx, x; for (i=0; i <N; i++) output [i][] = 2 x input [i][];