

Contents

1	Introduction	2
1.1	Digital Design with HDLs	2
1.2	Learning Resources	2
1.2.1	Online Resources	2
1.2.2	Text Books	2
1.3	Setting up the Environment for Digital Design with Verilog	3
1.3.1	Install Verilog Compiler and GtkWave for Windows	3
1.3.2	Hello World in Verilog	3
1.3.3	Use of VSCode as IDE	3
1.3.4	Use of EDA Playground (Online Platform) as IDE	3
1.3.5	Use of ... as IDE	3
2	Inverter Design with Verilog - Getting Started	4
2.1	Truth Table	4
2.2	Gate Level Circuit Diagram	4
2.3	Verilog Code	4
2.3.1	RTL Modeling	4
2.3.2	Gate Level Modeling	4
2.3.3	Behavioral Modeling	5
2.4	Test Bench for Code Verification	5
2.4.1	Console Output	6
2.4.2	Wave Form Analyzer	6
2.5	Exercises	6
3	Comparator Design with Verilog	7
3.1	1-bit Comparator	7
3.1.1	RTL Modeling	7
3.1.2	Gate Level Modeling	8
3.1.3	Behavioral Modeling	8
3.1.4	Modeling with User Define Primitives	9
3.2	Exercises	9
3.3	1-bit Comparator with 3 x Outputs	9
3.4	2 bit Comparator with 3 x Output	11
3.5	IC 74LS85	12
4	Simple IO and Buses	13
4.1	Examples on IO and Buses	13
4.1.1	Simple In and Out	13
4.1.2	Intermediate Wire	13
4.1.3	Bus Signals	14
4.1.4	Simple Multiplexer	14
4.1.5	Bus Breakout	15
5	Combinational Building Blocks	16
5.1	Inverter	16
5.2	Full Adder	16
5.2.1	1-bit Full Adder	16
5.2.2	8-bit Full Adder	17
5.2.3	N-Bit Full Adder (Parameterized)	18
5.3	Multiplexers	19
5.3.1	2:1 Multiplexer	19
5.3.2	4:1 Multiplexer	20

5.4	Demultiplexers	21
5.5	Decoders	21
5.5.1	3:8 Decoder	21
5.5.2	$N : 2^N$ Decoder (Parameterized)	22
5.5.3	7-Segment Display Decoder	23
5.6	Encoders	23
6	Sequential Logic Circuits	24
6.1	D Latch	25
6.2	D Flip Flop	26

Session 1

Introduction

1.1 Digital Design with HDLs

Hardware Description Languages (HDLs) like Verilog and VHDL are fundamental tools for designing digital circuits and complex systems, ranging from simple logic gates to processors and system on chips (SoC). In this hands on guide, Verilog/SystemVerilog HDLs is used to design

- Combinational Logic Circuits
- Sequential Logic circuits
- Finite State Machines
- Application Specific Integrated Circuits (ASICs)
- General Purpose Systems (ALU, Memory, ..)

In addition, special attention is given to the implementation of digital circuits in FPGAs.

1.2 Learning Resources

1.2.1 Online Resources

- Good Reference to Verilog Language: www.chipverify.com/verilog/verilog-hello-world
- www.asic-world.com/verilog/index.html
- Simulator for digital circuits <https://sourceforge.net/projects/circuit/>
- x86 Assembler compiler <https://sourceforge.net/projects/guitasm8086/>
- Learn Verilog by Examples: www.referencedesigner.com/tutorials/verilog/verilog_01.php
- ..

1.2.2 Text Books

- Ciletti, M. Advanced Digital Design with the Verilog HDL. 2nd ed. Boston: Pearson, 2020.
- Perry, D. L. and Thornton, H. VHDL and SystemVerilog: Digital Design and FPGA Implementation. Cham: Springer 2020.
- Lee, C. (2021). Digital Logic Design Using Verilog: Coding and RTL Synthesis. Cham: Springer, 2021.
- Roth, C. H., John, L. K., and Ugave, B. Digital Systems Design Using Verilog. 1st ed. Boston: Cengage Learning, 2017.
- Bhasker, J. A SystemVerilog Primer. 3rd ed. New York: Star Galaxy Publishing, 2018.
- ..

1.3 Setting up the Environment for Digital Design with Verilog

1.3.1 Install Verilog Compiler and GtkWave for Windows

- Download Free Verilog Compiler (Icarus) and Wave form Viewer (GtkWave)
iverilog-v11-20210204-x64_setup.exe [44.1MB]
from <https://bleyer.org/icarus/>.
- Install the compiler in the folder C:\iverilog\
- Add new folder locations C:\iverilog\bin and C:\iverilog\gtkwave\bin to the Windows Environmental variable PATH.

Now the Verilog compiler is ready.

1.3.2 Hello World in Verilog

- Create a file called myfirstprog.v with the following Verilog code.

```
1 module myfirstprog();  
2     initial begin  
3         $display("Hello, World");  
4         $finish  
5     end  
6 endmodule
```

- Open the Console and enter the following command
> iverilog -o myfirstprog.v.out myfirstprog.v
to create the output file myfirstprog.v.out
- Run the output file in the Verilog Virtual Processor (VVP) with the command
> vvp myfirstprog.v.out
- If successful, the text Hello, world should appear in the console.

1.3.3 Use of VSCode as IDE

After the installation of Verilog compiler, it is possible to configure VSCode as IDE for Verilog program development.

- Install VSCode
- Install required extensions
 - Verilog HDL (Go to **Manage** of this extension and make the extension "Apply to All Profiles. Go to **Manage>Settings** and make the extension **Run in Terminal** and **Show Run Icon in Editor Title Menu**)
 - Verilog-HDL/SystemVerilog/Bluespec SystemVerilog Support
 - Verilog Highlight
- Now it is possible edit and run Verilog source files (with extension v) by clicking the icon (Verilog:Run Verilog HDL Code) that appear in the title menu (in the right-top most corner of VSCode editor).
- Source file is compiled and executed in the integrated Terminal of VSCode.

1.3.4 Use of EDA Playground (Online Platform) as IDE

EDA Playground is an online platform designed for hardware description language (HDL) simulation and verification, primarily used by digital designers and engineers working with FPGAs, ASICs, and other electronic systems.

- <https://www.edaplayground.com/>
- Follow the instructions in EDA Playground

1.3.5 Use of ... as IDE

TBC

Session 2


Inverter Design with Verilog - Getting Started

An inverter (also called a NOT gate) is the simplest combinational logic circuit that inverts its input signal. It has one input and one output, where the output is the logical complement of the input.

2.1 Truth Table

Input	Output
0	1
1	0

2.2 Gate Level Circuit Diagram



By the following, inverter is modeled by using Verilog in three modeling abstraction levels.

- Register Transfer Level
- Gate Level
- Behavioral Level

2.3 Verilog Code

2.3.1 RTL Modeling

RTL (Register Transfer Level) modeling in Verilog is a design abstraction that describes the flow of digital signals between hardware registers and the logical operations performed on those signals. It's a fundamental level of hardware description used in digital design before synthesis to gate-level netlists.

```
1 module mynotgate(  
2     input  wire a,  
3     output wire nota  
4 );  
5  
6     assign nota = ~a;  
7  
8 endmodule
```

2.3.2 Gate Level Modeling

Gate Level of abstraction in Verilog HDL, describes electronic circuits in terms of logic gates and their interconnections. It closely resembles the actual physical implementation of a digital circuit.

```
1 module mynotgate(  
2     input  wire a,  
3     output wire nota  
4 );
```

```

5
6     not inv1(nota, a);
7
8 endmodule

```

2.3.3 Behavioral Modeling

Behavioral modeling in Verilog describes the functionality (behavior) of a digital circuit without explicitly defining its hardware structure (like gates or transistors). It focuses on what the circuit does rather than how it is built, making it a higher level of abstraction compared to gate-level or dataflow modeling.

```

1 module mynotgate(
2     input wire a,
3     output reg nota
4 );
5
6     always @(*) begin
7         if(a) nota = 0;
8         else nota = 1;
9     end
10
11 endmodule

```

2.4 Test Bench for Code Verification

A testbench in Verilog is a simulation environment used to verify the functionality and correctness of a digital design (called the DUT - Design Under Test). It generates input stimuli (test vectors), applies them to the DUT, and checks the outputs against expected results.

Key Components of a Verilog Testbench

- **DUT (Design Under Test):** The module being tested (e.g., adder, FSM, processor)
- **Test Stimulus Generator:** Produces input signals (**reg** variables) for the DUT.
- **Clock & Reset Generation:** Simulates clock signals for sequential circuits.
- **Monitor & Checker:** Displays results (**\$display**, **\$monitor**) and checks correctness (**assert**).
- **Simulation Control:** Controls simulation time (**#delay**) and termination (**\$finish**).

```


1 `timescale 1ns/1ps
2 `include "mynotgate.v"
3
4 module tb();
5
6     reg a;
7     wire nota;
8
9     mynotgate dut (.a(a), .nota(nota));
10
11     initial begin
12         a = 0;
13
14         $dumpfile("dump.vcd");
15         $dumpvars(0, tb);
16
17         #10; a = 1;
18         #10; a = 0;
19         #10; a = 1;
20         #10; a = 0;
21     end
22
23     initial begin
24         $monitor("a = %b, not a = %b", a, nota);
25     end

```

2.4.1 Console Output

```
a = 0, not a = 1  
a = 1, not a = 0  
a = 0, not a = 1  
a = 1, not a = 0
```

2.4.2 Wave Form Analyzer



2.5 Exercises

E 2.1 Write RTL code for basic logic gates; BUFFER, NOT, AND, NAND OR, XOR, NOR, XNOR.

E 2.2 Write Test Bench to verify each of the code.

E 2.3 How procedural block `initial` functions?

E 2.4 How procedural block `always` functions?

E 2.5 What is the default variable type in Verilog?

E 2.6 What are the differences between `wire` and `reg`?

Session 3

Comparator Design with Verilog

3.1 1-bit Comparator


3.1.1 RTL Modeling

Truth Table

Input a	Input b	Output c
0	0	1
0	1	0
1	0	0
1	1	1

Gate Level Circuit Diagram

1-bit Comparator



Verilog Code

```
1 module comp1b
2     (   input a,
3         input b,
4         output c
5     );
6
7     assign c = (~a & ~b) | (a & b);
8
9 endmodule
```

Test Bench

```
1 `timescale 1ns/1ps
2 `include "comp1b.v"
3
4 module comp1b_tb;
5     reg a;
6     reg b;
7     wire c;
8
9     // Instantiate the unit under test
10    comp1b uut( .a(a), .b(b), .c(c));
```



```

11
12     initial begin
13         $dumpfile("dump.vcd");
14         $dumpvars;
15
16         a = 0; b = 0;
17         #10 x=1; a = 1; b = 0;
18         #10 y=1; a = 1; b = 1;
19         #10 x=0; a = 0; b = 1;
20         #10 y=0; a = 0; b = 0;
21         #10;
22     end
23
24 initial begin
25     $monitor("a=%1b b=%1b c=%1b",a,b,c);
26 end
27
28 endmodule

```

Testbench Output

Terminal output

x=0 y=0 z=1


a=1 b=0 z=0

a=1 b=1 z=1

a=0 b=1 z=0

a=0 b=0 z=1

Resulting signal wave forms using `..> gtkwave.exe .\build\dump.vcd`



3.1.2 Gate Level Modeling

Verilog Code

```

1 module comp1b(
2     input  wire a,
3     input  wire b,
4     output wire c
5 );
6
7     wire na, nb, na_or_nb;
8     wire a_or_b;
9
10    not NG1(na, a);
11    not NG2(nb, b);
12    and AND1(na_or_nb, na, nb);
13    and AND2(a_or_b, a, b);
14
15    or OR1(c, na_or_nb, a_or_b);
16
17 endmodule

```

3.1.3 Behavioral Modeling

Verilog Code

```

1 module comp1b(
2     input wire a,
3     input wire b,

```

```

4     output reg c
5 );
6
7     always @(*) begin
8         if(a==b) c = 1;
9         else     c = 0;
10    end
11
12 endmodule

```

3.1.4 Modeling with User Define Primitives

Verilog Code

```

1 module comp1b(input a, input b, output z);
2     compare c0(c, a,b);
3 endmodule
4
5 primitive compare(output out, input in1, input in2);
6
7     table
8         //in1,in2:out
9         0   0   :   1;
10        0   1   :   0;
11        1   0   :   0;
12        1   1   :   1;
13    endtable
14
15 endprimitive

```

3.2 Exercises

- E 3.7** Write code that compares two input values x and y and gives 1 if x is greater than or equal to y. Write stimulus to verify it.
- E 3.8** Implement and verify the Verilog code for a circuit that has three inputs and one one output. The three inputs represent a binary number (from 0 to 7) and output is 1 if the value is greater than 5 else it is 0.
- E 3.9** Write Test Bench to verify each of the code.

3.3 1-bit Comparator with 3 x Outputs

Write Verilog code for 1-bit comparator that compares bits at input ports a and b . The comparator has 3 output ports: a_eq_b , a_gt_b and a_lt_b , which become 1 when $a = b$, $a > b$ and $a < b$, respectively. Corresponding truth table is given below.

a	b	aeb	agb	alb
0	0	1	0	0
0	1	0	0	1
1	0	0	1	0
1	1	1	0	0

Verilog Module Code

```

1 // Full 1-bit Comparator
2 // 2 x Input (a, b), 3 x Outputs (a_eq_b, a_gt_b, a_ls_b)
3
4 module compfull1b(
5     input  wire a,
6     input  wire b,
7     output reg a_eq_b, // a = b
8     output reg a_gt_b, // a > b
9     output reg a_lt_b  // a < b

```

```

10 );
11
12 always @(*) begin
13
14     if (a==b) begin
15         a_eq_b = 1'b1;
16         a_gt_b = 1'b0;
17         a_lt_b = 1'b0;
18     end
19     else if (a>b) begin
20         a_eq_b = 1'b0;
21         a_gt_b = 1'b1;
22         a_lt_b = 1'b0;
23     end
24     else begin
25         a_eq_b = 1'b0;
26         a_gt_b = 1'b0;
27         a_lt_b = 1'b1;
28     end
29 end
30 end
31
32 endmodule

```

Testbench

```

1  `timescale 1ns/1ps
2  `include "compfull1b.v"
3
4  module tb();
5
6      reg a;
7      reg b;
8      wire a_eq_b;
9      wire a_gt_b;
10     wire a_lt_b;
11
12     compfull1b uut (
13         .a(a),
14         .b(b),
15         .a_eq_b(a_eq_b),
16         .a_gt_b(a_gt_b),
17         .a_lt_b(a_lt_b)
18     );
19
20     initial begin
21         // Dump waveform data (for GTKWave)
22         $dumpfile("dump.vcd"); // Create a VCD file
23         $dumpvars(0, tb);      // Dump all variables
24
25         a = 1'b0; b = 1'b0;
26         #10; a = 1'b0; b = 1'b1;
27         #10; a = 1'b1; b = 1'b1;
28         #10; a = 1'b1; b = 1'b0;
29         #10; a = 1'b0; b = 1'b0;
30         #10;
31     end
32
33     initial begin
34         $monitor("a(%1b), b(%1b), a==b(%1b), a>b(%1b), a<b(%1b)", a, b, a_eq_b,
35             a_gt_b, a_lt_b);
36     end
37 endmodule

```

3.4 2 bit Comparator with 3 x Output

Verilog Code

```
1 module comp2bfull(  
2     input  wire [1:0] a,  
3     input  wire [1:0] b,  
4     output reg a_eq_b, // a = b  
5     output reg a_gt_b, // a > b  
6     output reg a_lt_b  // a < b  
7 );  
8  
9 always @(*) begin  
10     if (a==b) begin  
11         a_eq_b = 1'b1; a_gt_b = 1'b0; a_lt_b = 1'b0;  
12     end  
13     else if(a>b) begin  
14         a_eq_b = 1'b0; a_gt_b = 1'b1; a_lt_b = 1'b0;  
15     end  
16     else begin  
17         a_eq_b = 1'b0; a_gt_b = 1'b0; a_lt_b = 1'b1;  
18     end  
19 end  
20  
21 endmodule
```

Test Bench

```
1 `timescale 1ns/1ps  
2 `include "comp2bfull.v"  
3  
4 module tb();  
5  
6     reg [1:0] a;  
7     reg [1:0] b;  
8     wire a_eq_b;  
9     wire a_gt_b;  
10    wire a_ls_b;  
11  
12    comp2bfull uut (  
13        .a(a),  
14        .b(b),  
15        .a_eq_b(a_eq_b),  
16        .a_gt_b(a_gt_b),  
17        .a_lt_b(a_lt_b)  
18    );  
19  
20    initial begin  
21        // Dump waveform data (for GTKWave)  
22        $dumpfile("dump.vcd"); // Create a VCD file  
23        $dumpvars(0, tb);      // Dump all variables  
24  
25        a = 2'b00; b = 2'b00;  
26        #10;      b = 2'b01;  
27        #10;      b = 2'b10;  
28        #10;      b = 2'b11;  
29  
30        a = 2'b01; b = 2'b00;  
31        #10;      b = 2'b01;  
32        #10;      b = 2'b10;  
33        #10;      b = 2'b11;  
34  
35        a = 2'b10; b = 2'b00;  
36        #10;      b = 2'b01;  
37        #10;      b = 2'b10;  
38        #10;      b = 2'b11;
```

```

39         a = 2'b11;  b = 2'b00;
40     #10;           b = 2'b01;
41     #10;           b = 2'b10;
42     #10;           b = 2'b11;
43
44     #10;    a = 2'b00;  b = 2'b00;
45 end
46
47 initial begin
48     $monitor("a(%2b), b(%2b), a==b(%1b), a>b(%1b), a<b(%1b)", a, b, a_eq_b,
49             a_gt_b, a_lt_b);
50 end
51 endmodule

```

3.5 IC 74LS85

The 74LS85 is a 4-bit magnitude comparator that supports cascading for multi-bit comparisons (e.g., 8-bit, 16-bit). Refer to the 74LS85 datasheet for detailed specifications. Write a Verilog module to emulate the functionality of the IC74LS85 4-bit magnitude comparator. Then, write a testbench to compare two 8-bit values by cascading two IC74LS85 modules.

Session 4


Simple IO and Buses

4.1 Examples on IO and Buses

Write Verilog modules to describe the following circuits named as; Simple in and out, Intermediate Wire, Bus Signals, and Bus Breakout. Also write suitable test benches to test the modules.

4.1.1 Simple In and Out


Simple In and Out



```
1 module simpleio(  
2     input wire a,  
3     input wire b,  
4     input wire c,  
5     output wire p,  
6     output wire q  
7 );  
8  
9     assign p = a & b & c;  
10    assign q = a | b | c;  
11  
12 endmodule
```

4.1.2 Intermediate Wire

Intermediate Wire



```
1 module intmwire(  
2     input wire a,  
3     input wire b,  
4     input wire c,
```


```

5     output wire p,
6     output wire q
7 );
8
9     wire intmwire;
10
11    assign intmwire = a & b;
12    assign p = intmwire & c;
13    assign q = intmwire | c;
14
15 endmodule

```

4.1.3 Bus Signals


Bus Signals



```

1 module bussignals(
2     input wire [3:0] a,
3     input wire [3:0] b,
4     input wire c,
5     output wire p
6 );
7
8     wire [3:0] cbus;
9
10    assign cbus = {4{c}};
11
12    assign p = ( a & (~cbus) | ( b & cbus ) ;
13
14 endmodule

```



4.1.4 Simple Multiplexer


```

1 module simplemux(
2     input wire [3:0] a, // Input 1
3     input wire [3:0] b, // Input 2
4     input wire se,      //Select
5     output wire [3:0] c // Output
6 );
7
8     assign c = se ? a : b;
9
10 endmodule

```

4.1.5 Bus Breakout

Bus Breakout



```

1 module busbreakout(
2     input wire [3:0] a,
3     input wire [3:0] b,
4     output wire [5:0] p
5 );
6
7     assign p = { b[3:2], (a[3] & b[1]), (a[2] & b[0]), a[1:0]};
8
9 endmodule

```


Session 5

Combinational Building Blocks

Combinational logic circuits are digital circuits where the output depends only on the current input values and not on previous inputs or states (i.e., they have no memory). These circuits are built using logic gates (AND, OR, NOT, NAND, NOR, XOR, XNOR) and perform specific Boolean functions.

Combinational logic is often grouped into larger building blocks to build more complex systems. Other basic Combinational Logic Circuits are

- Arithmetic and Logic Functions (Adders, Subtractors, Comparitors, PLDs)
- Data Transmission (Multiplexers, Demultiplexers, Encoders, Decoders)
- Code Converters (Binary to BCD), 7-Segment)

5.1 Inverter

```
1 module inv (  
2     input [3:0] a,  
3     output reg [3:0] y  
4 );  
5  
6     always @ (*)  
7         y = ~a;  
8  
9 endmodule
```


5.2 Full Adder

5.2.1 1-bit Full Adder

Truth Table

Carry In	Input A	Input B	Carry Out	Output S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Gate Level Circuit Diagram



Verilog Code 1

```
1 module fulladder (  
2     input a, b, cin,  
3  
4     output reg s, cout  
5 );  
6  
7     reg p, g;  
8  
9     always @ (*) begin  
10         p = a ^ b; // blocking  
11         g = a & b; // blocking  
12         s = p ^ cin; // blocking  
13         cout = g | (p & cin); // blocking  
14     end  
15  
16 endmodule
```

Verilog Code 2

```
1 module fulladder (  
2     input a,  
3     input b,  
4     input cin,  
5     output s,  
6     output cout  
7 );  
8  
9     assign {cout, s} = cin + a + b;  
10  
11 endmodule
```

5.2.2 8-bit Full Adder

Module

```
1 module fulladder8b(  
2     input wire [7:0] a,  
3     input wire [7:0] b,  
4     input wire cin,  
5     output wire [7:0] s,  
6     output wire cout  
7 );  
8  
9 assign {cout, s} = a + b + cin;  
10  
11 endmodule
```

Testbench

Self Study

5.2.3 N-Bit Full Adder (Parameterized)

Module

```
1 module fulladderNb #(parameter N = 4) // Default width = 4 bits
2     (
3         input  [N-1:0] a, b, // N-bit inputs
4         input      cin, // Carry-in
5         output [N-1:0] sum, // N-bit sum
6         output      cout // Carry-out
7     );
8
9     assign {cout, sum} = a + b + cin; // Simple behavioral addition
10
11 endmodule
```

Testbench

```
1 `timescale 1ns/1ps
2 `include "fulladderNb.v"
3
4 module tb ();
5
6     parameter N = 16; // Testbench also parameterized
7
8     reg [N-1:0] a, b;
9     reg      cin;
10    wire [N-1:0] sum;
11    wire      cout;
12
13    integer i,j;
14    // Instantiate the N-bit adder
15    fulladderNb #(N(N)) uut (
16        .a(a),
17        .b(b),
18        .cin(cin),
19        .sum(sum),
20        .cout(cout)
21    );
22
23    // Stimulus generation
24    //initial begin
25    always @ (*) begin
26
27        // Test all combinations for small N (e.g., N=4)
28        for ( i = 0; i < (1 << N); i = i + 1) begin
29            for (j = 0; j < (1 << N); j = j + 1) begin
30                a = i;
31                b = j;
32                cin = 0; // Test cin=0
33                #10;
34                $display("a=%b, b=%b, cin=%b, sum=%b, cout=%b", a, b, cin, sum, cout
35                    );
36
37                cin = 1; // Test cin=1
38                #10;
39                $display("a=%b, b=%b, cin=%b, sum=%b, cout=%b", a, b, cin, sum, cout
40                    );
41            end
42        end
43
44        // Edge cases
45        a = {N{1'b1}}; // All 1s (max value)
```

```

44     b = {N{1'b1}};
45     cin = 1;
46     #10;
47     $display("Edge Case: a=%b, b=%b, cin=%b, sum=%b, cout=%b", a, b, cin, sum,
48             cout);
49     $finish;
50 end
51 endmodule

```

5.3 Multiplexers

5.3.1 2:1 Multiplexer

- 2 x inputs a and b (of 1 bit each)
- 1-bit Select input se
- 1-bit Chip Enable input en

Module

```

1 module mux_2to1(
2 input wire a, // Input A
3 input wire b, // input B
4 input wire se, // Select
5 input wire en, // 1/0=Enables/disables chip
6 output wire y // Output
7 );
8
9 assign y = en ? (se ? a : b) : 1'bz;
10
11 endmodule

```

Testbench

```

1 `timescale 1ns/1ps
2 `include "mux_2to1.v"
3
4 module tb();
5
6     reg a;
7     reg b;
8     reg se;
9     reg en;
10    wire y;
11
12    mux_2to1 uut ( .a(a), .b(b), .se(se), .en(en), .y(y) );
13
14 initial begin
15     // Dump waveform data (for GTKWave)
16     $dumpfile("dump.vcd"); // Create a VCD file
17     $dumpvars(0, tb);      // Dump all variables
18     en=1;
19     a = 1'b1; b = 1'b0; se = 1'b1;
20     #10; a = 1'b0; b = 1'b1; se = 1'b1;
21     #10; a = 1'b1; b = 1'b0; se = 1'b1;
22     #10; a = 1'b1; b = 1'b0; se = 1'b0;
23     #10; a = 1'b0; b = 1'b1; se = 1'b0;
24
25     en=0;
26     a = 1'b1; b = 1'b0; se = 1'b1;
27     #10; a = 1'b0; b = 1'b1; se = 1'b1;
28     #10; a = 1'b1; b = 1'b0; se = 1'b1;

```

```

29     #10; a = 1'b1; b = 1'b0; se = 1'b0;
30     #10; a = 1'b0; b = 1'b1; se = 1'b0;
31
32     end
33
34 initial begin
35     $monitor("en:%1b, se:%1b, ab:%1b%1b, y:%1b", en, se, a, b, y);
36 end
37
38 endmodule

```

5.3.2 4:1 Multiplexer

- D0-3: 4 x Inputs (each 1-bit)
- SE: 1 x SE Input (2-bits)
- EN: 1 x EN Input (Chip Enable bit)
- Y: 1 x Output

Module

```

1 module mux_4to1(
2     input wire [3:0] d, // Input D3-0
3     input wire [1:0] se, // 0/1/2/3 Select A/B/C/D
4     input wire en, // 1 - Chip Enable
5     output reg y // Output
6 );
7
8     always @ (*) begin
9         if (en) begin
10             case (se)
11                 2'b00: y = d[0];
12                 2'b01: y = d[1];
13                 2'b10: y = d[2];
14                 2'b11: y = d[3];
15                 default: y = 1'bz;
16             endcase
17         end
18         else
19             y=1'bz;
20     end
21
22 endmodule

```

Testbench

```

1 `timescale 1ns/1ps
2 `include "mux-4to1.v"
3
4 module tb();
5
6     reg [3:0] d;
7     reg [1:0] se;
8     reg en;
9     wire y;
10
11     mux_4to1 uut (
12         .d(d),
13         .se(se),
14         .en(en),
15         .y(y)
16     );
17
18     initial begin

```

```

19 // Dump waveform data (for GTKWave)
20 $dumpfile("dump.vcd"); // Create a VCD file
21 $dumpvars(0, tb);      // Dump all variables
22
23 d = 4'b0001;
24
25 se = 2'b00; en = 1'b1;
26 #10; se = 2'b01;
27 #10; se = 2'b10;
28 #10; se = 2'b11;
29
30 #10; d = 4'b0010;
31
32 #10; se = 2'b00;
33 #10; se = 2'b01;
34 #10; se = 2'b10;
35 #10; se = 2'b11;
36
37 #10; d = 4'b0100; se = 2'b10;
38
39 #10; se = 2'b00;
40 #10; se = 2'b01;
41 #10; se = 2'b10;
42 #10; se = 2'b11;
43
44 #10; d = 4'b1000; se = 2'b11;
45
46 #10; se = 2'b00;
47 #10; se = 2'b01;
48 #10; se = 2'b10;
49 #10; se = 2'b11;
50 end
51
52 initial begin
53     $monitor("en(%1b), se(%2b), abcd(%4b), y(%1b)", en, se, d, y);
54 end
55 endmodule

```

5.4 Demultiplexers

Self Study

5.5 Decoders

5.5.1 3:8 Decoder

Module

```

1 module decoder3to8(
2     input wire [2:0] a,
3     input wire en,
4     output reg [7:0] y
5 );
6
7 always @ (a) begin
8     if(en)
9         case (a)
10            3'b000: y = 8'b0000_0001;
11            3'b001: y = 8'b0000_0010;
12            3'b010: y = 8'b0000_0100;
13            3'b011: y = 8'b0000_1000;
14            3'b100: y = 8'b0001_0000;
15            3'b101: y = 8'b0010_0000;
16            3'b110: y = 8'b0100_0000;
17            3'b111: y = 8'b1000_0000;

```

```

18     default : y = 8'bzzzz_zzzz;
19     endcase
20     else
21     y = 8'bzzzz_zzzz;
22     end
23
24 endmodule

```

Testbench

5.5.2 $N : 2^N$ Decoder (Parameterized)

Module

```

1 module decoderN #( parameter N = 3)
2     (
3         input wire [N-1:0] a,
4         input wire en,
5         output reg [2**N-1:0] y    // equivalent [1 << N-1:0]
6     );
7
8     always @* begin
9         if(en) begin
10             y = 0;                // Default all outputs to 0
11             y[a] = 1'b1;          // Set the corresponding output bit to 1
12         end
13         else
14             y='bz;
15     end
16
17 endmodule

```

Testbench

```

1 `timescale 1ns/1ps
2 `include "decoderN.v"
3
4 module tb();
5
6     parameter N = 3;    // Test 2:4 decoder
7     reg [N-1:0] a;
8     reg en;
9     wire [(2**N)-1:0] y;
10
11     integer i;
12     // Instantiate the decoder
13     decoderN #(N(N)) dut (.a(a), .en(en), .y(y));
14
15     initial begin
16         // Test all input combinations
17         en = 1;
18         for (i = 0; i < 1<<N; i = i + 1) begin
19             a = i;
20             #10;
21         end
22
23         en = 0;
24         for (i = 0; i < 1<<N; i = i + 1) begin
25             a = i;
26             #10;
27         end
28     end
29
30     initial begin
31         $monitor("Time = %5t: en=%1b, in=%b, out=%b, i=%2d", $time, en, a, y,i);
32     end

```

```
33 endmodule
```

5.5.3 7-Segment Display Decoder

Module

```
1 module sevenseg (  
2     input [3:0] data,  
3     output reg [6:0] segments);  
4  
5     always @ (*)  
6  
7         case (data)  
8             // abc_defg  
9             0: segments = 7'b111_1110;  
10            1: segments = 7'b011_0000;  
11            2: segments = 7'b110_1101;  
12            3: segments = 7'b111_1001;  
13            4: segments = 7'b011_0011;  
14            5: segments = 7'b101_1011;  
15            6: segments = 7'b101_1111;  
16            7: segments = 7'b111_0000;  
17            8: segments = 7'b111_1111;  
18            9: segments = 7'b111_1011;  
19            default: segments = 7'b000_0000;  
20            endcase  
21  
22 endmodule
```

Testbench

Self Study

5.6 Encoders

Self Study

Session 6

Sequential Logic Circuits

Sequential Logic Circuits are digital circuits whose outputs depend not only on the current inputs but also on the sequence of past inputs (i.e., they have memory). Unlike combinational logic circuits (where outputs depend only on current inputs), sequential circuits incorporate feedback loops to store previous states.

Basic Sequential Logic Circuits

- Flip-Flops
 - D Flip-Flop (DFF) – The most fundamental sequential element
 - JK Flip-Flop (Less common in modern designs but useful for learning)
 - T Flip-Flop (Toggle Flip-Flop)
- Latches
 - D Latch
 - SR Latch
- Registers
 - Basic N-bit Register (Parallel-in, Parallel-out)
 - Shift Registers:
 - Serial-In, Serial-Out (SISO)
 - Serial-In, Parallel-Out (SIPO)
 - Parallel-In, Serial-Out (PISO)
 - Parallel-In, Parallel-Out (PIPO)
 - Universal Shift Register (Bidirectional with parallel load)
- Counters
 - Binary Up Counter
 - Binary Down Counter
 - Up/Down Counter
 - Modulo-N Counter (e.g., 0 to $N - 1$)
 - Ring Counter
 - Johnson Counter (Twisted Ring Counter)

Intermediate Sequential Circuits

- Finite State Machines (FSMs)
 - Moore Machine
 - Mealy Machine
 - State Encoding Techniques (Binary, One-Hot, Gray Code)
- Memory Elements
 - Single-Port RAM

- Dual-Port RAM (Basic)
- FIFO (First-In-First-Out Buffer)
- Synchronous and Asynchronous
- LIFO (Last-In-First-Out / Stack)
- Synchronizers and Metastability Handling
 - Two-Flop Synchronizer
 - Handshake-based synchronization

Advanced Sequential Circuits

- Sequence Detectors (Using FSMs)
 - Overlapping and Non-overlapping sequence detectors
- Clock Domain Crossing (CDC) Circuits
 - MUX-based CDC handling
 - FIFO-based CDC
- Pipelined Designs
 - Basic 2-stage/3-stage pipelines
 - Hazard handling (e.g., data forwarding, stalling)
- Arithmetic Sequential Circuits
 - Sequential Multiplier
 - Accumulator
- Programmable Timers and PWM Generators
- CPUs

6.1 D Latch

Module

```

1  /* D-Latch
2  - D Data input, EN- Input Enable, Q-Output
3  - Output Q follows input D, When EN is HIGH (Level Sensitive)
4  - Output holds its last value, when EN is LOW
5  */
6  module dlatch1b(
7      input wire d,          // D data input
8      input wire en,         // EN enable
9      output reg q           // Q output
10 );
11
12     always @ (en or d) begin
13         if (en) begin
14             q <= d;
15         end
16     end
17 endmodule

```

Test Bench

```
1 'timescale 1ns/1ps
2 'include "dlatch1b.v"
3
4 module tb();
5
6     reg d;
7     reg en;
8     wire q;
9
10    dlatch1b uut (
11        .d(d),
12        .en(en),
13        .q(q)
14    );
15
16    initial begin
17        // Dump waveform data (for GTKWave)
18        $dumpfile("dump.vcd"); // Create a VCD file
19        $dumpvars(0, tb);      // Dump all variables
20
21        en = 1'b1; d = 1'b0;
22        #10;          d = 1'b1;
23        #10;          d = 1'b0;
24        #5 ;          d = 1'b1;
25        #5 ;          d = 1'b0;
26        #10; en = 1'b0; d = 1'b1;
27        #10;          d = 1'b0;
28        #10;          d = 1'b1;
29
30    end
31
32    initial begin
33        $monitor("en=%1b, d=%1b, q=%1b", en, d, q);
34    end
35 endmodule
```

6.2 D Flip Flop

Module

```
1 /* D-Flip-Flop
2 - D Data input, CLK- Clock Input, RESET reent input, Q-Output
3 - Output Q is set to input D, at the rising edge of CLK
4 - Output holds its last value, for all other changes in CLK
5 -
6
7 */
8 module dflipflop(
9     input wire d,          // D data input
10    input wire clk,         // CLK clock input
11    input wire en,          // Enable (the IC)
12    input wire reset,       // Asynchronous/Synchronous RESET (active-high)
13
14    output reg q            // Q output
15 );
16
17 //always @ (posedge clk) begin // Synchronous (with POSitive edge of CLK) RESET
18     // (active-high)
19 always @ (posedge clk or posedge reset) begin // Asynchronous RESET (active-
20     high)
21     if (reset)    q <= 0;
22     else if(en) begin
23         q <= d;
24     end
25 end
```

```

23     end
24
25 endmodule

```

Test Bench

```

1  'timescale 1ns/1ps
2  'include "dflipflop.v"
3
4  module tb();
5
6      reg d;
7      reg clk;
8      reg en;
9      reg reset;
10     wire q;
11
12     dflipflop uut (
13         .d(d),
14         .clk(clk),
15         .en(en),
16         .reset(reset),
17         .q(q)
18     );
19
20     initial begin
21         // Dump waveform data (for GTKWave)
22         $dumpfile("dump.vcd"); // Create a VCD file
23         $dumpvars(0, tb);      // Dump all variables
24     end
25
26     initial begin
27         clk <= 0;
28         forever begin
29             #5; clk <= ~clk;
30         end
31     end
32
33     initial begin
34         en=1; reset = 0; d = 0;
35         #3; d = 1;
36         #9; d = 0;
37         #6; d = 1;
38         #10; d = 0;
39         #20; d = 1;
40         #23; reset = 1;
41         #5; reset = 0;
42         #10;
43         en = 0;
44         #3; d = 1;
45         #9; d = 0;
46         #6; d = 1;
47         #23; reset = 1;
48         #5; reset = 0;
49         #10;
50         $finish;
51     end
52
53     initial begin
54         $monitor("t=%3d, reset=%1b, en=%1b, clk=%1b, d=%1b, q=%1b", $time, reset, en
55             , clk, d, q);
56     end
57 endmodule

```