
Day 1

Simplified RTL to GDSII Model



Synthesis:

The RTL file is converted into a gate level netlist using components from the Standard Cell Library.

Floor Planning & Power Planning:

Floor Planning: Determines the position of components on the chip to minimize area, including the placement of I/O pins, ports, and pads.

Power Planning: Designs the power supply network (VDD and GND) using power rings, power straps, and power pads, typically on the top metal layers for minimal resistance and delay.

Placement:

Placement is performed in two stages: Global Placement (finding ideal positions for each cell but the cells may overlap) and Detailed Placement (where cell positions obtained from Global placement are minimally altered and are optimally placed following placement rules).

Clock Tree Synthesis:

Clock routing is performed before signal routing to address clock skew i.e, the difference in time for the clock to reach various destinations.

Symmetric Tree Structures (H-tree, I-tree, X-tree) are used to eliminate clock skew.

Routing:

Signal routing is performed using the remaining metal layers and is divided into Global Routing (generates a routing guide based on PDK instructions) and Detailed Routing (actual routing according to the guide).

Sign-off:


Once routing is completed, the chip undergoes various checks during the sign-off stage: Physical Verification Checks: Design Rule Check (DRC) and Layout vs. Schematic (LVS). DRC verifies design rule compliance, while LVS ensures functional correctness against the gate-level netlist.


Timing Checks: Static Timing Analysis (STA) checks the design for timing violations.

Getting familiar with the Basics

Commands used:

cd Desktop/work/tools/openlane_working_dir/openlane docker
./flow.tcl -interactive
package require openlane 0.9
prep -design picorv32a
run_synthesis





```
Machine View Input Devices Help
 Activities ☐ Terminal ▼
                                                                    Fri 14:48
                                                                                                                         基 ๗ (b ▼
                              vsduser@vsdsquadron: ~/Desktop/work/tools/openlane_working_dir/openlane/designs
        vsduser@vsdsquadron: -/Desktop/work/tools/openlane_w... × vsduser@vsdsquadron: -/Desktop/work/tools/openlane_w... × 🚇
        vsduser@vsdsquadron:~/Desktop/work/tools/openlane_working_dir/openlane$ date
        Fri Aug 9 14:47:32 IST 2024
        vsduser@vsdsquadron:~/Desktop/work/tools/openlane_working_dir/openlane$ ls
AUTHORS.md conf.py designs flow.tcl README.md
        AUTHORS.md conf.py designs flow.tcl README.md
clean_runs.tcl CONTRIBUTING.md docker_build LICENSE regression_results
                                                                                                               run desians.pv
                                                                                                               scripts
        configuration default.cvcrc
                                                               Makefile report_generation_wrapper.py
                                             docs
        vsduser@vsdsquadron:~/Desktop/work/tools/openlane_working_dir/openlane$ cd designs
        chacha
                                                         ldpcenc
                                                                                           s44
                                                                                                        usbf_device
                      cic_decimator
                                                         manual_macro_placement_test salsa20
                                                                                                        wbqspiflash
        aes192
                      des
                                                         md5
                                                                                           sha3
                                                                                                        xtea
                                                                                                        y_dct
y_huff
zipdiv
        aes256
                      des3
                                                         ocs_blitter
                                                                                           sha512
                      digital_pll_sky130_fd_sc_hd picorv32a
        aes_cipher
                                                                                           sound
                      genericfir
        aes_core
                                                         point_add
                                                         point_scalar_mult
                                                                                           synth ram
        APU
                      inverter
        blabla
                      jpeg encoder
                                                         PPU
                                                                                           usb
        vsduser@vsdsquadron:~/Desktop/work/tools/openlane_working_dir/openlane/designs$ ls -ltr
        total 180
        drwxr-xr-x 3 vsduser docker 4096 Jun 29 2021 zipdiv
        drwxr-xr-x 3 vsduser docker
                                          4096 Jun 29
                                                         2021 y_huff
                                                         2021 y_dct
2021 xtea
        drwxr-xr-x 3 vsduser docker
                                         4096 Jun 29
        drwxr-xr-x 3 vsduser docker
                                          4096 Jun 29
        drwxr-xr-x 3 vsduser docker
drwxr-xr-x 3 vsduser docker
                                          4096 Jun 29
                                                         2021 wbqspiflash
                                          4096 Jun 29
                                                         2021 usbf device
                                                         2021 usb_cdc_core
        drwxr-xr-x 3 vsduser docker
                                          4096 Jun 29
        drwxr-xr-x 3 vsduser docker
                                          4096 Jun 29
                                                         2021 usb
        drwxr-xr-x 3 vsduser docker
                                          4096 Jun 29
                                                         2021 synth_ram
        drwxr-xr-x 3 vsduser docker
                                          4096 Jun 29
                                                          2021 sound
        drwxr-xr-x 3 vsduser docker
                                          4096 Jun 29
                                                          2021 sha512
        drwxr-xr-x 3 vsduser docker
                                          4096 Jun 29
                                                          2021 sha3
        drwxr-xr-x 3 vsduser docker
                                          4096 Jun 29
                                                          2021 salsa20
        drwxr-xr-x 3 vsduser docker
                                           4096
                                                          2021
                                                                <44
File Machine View Input Devices Help
Activities     Terminal ▼
                                                                   Fri 14:53
                       vsduser@vsdsquadron: ~/Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/src
        vsduser@vsdsquadron: ~/Desktop/w... × vsduser@vsdsquadron: ~/Desktop/w... × vsduser@vsdsquadron: ~/Desktop/w... ×
       drwxr-xr-x 3 vsduser docker 4096 Jun 29 2021 genericfir
       drwxr-xr-x 3 vsduser docker 4096 Jun 29 2021 digital_pll_sky130_fd_sc_hd
       drwxr-xr-x 3 vsduser docker 4096 Jun 29
                                                         2021 des3
       drwxr-xr-x 3 vsduser docker 4096 Jun 29
                                                         2021 des
       drwxr-xr-x 3 vsduser docker
                                         4096 Jun 29
                                                         2021 cic_decimator
       drwxr-xr-x 3 vsduser docker drwxr-xr-x 3 vsduser docker
                                         4096 Jun 29
4096 Jun 29
                                                         2021 chacha
                                                         2021 BM64
       drwxr-xr-x 3 vsduser docker
                                         4096 Jun 29
                                                         2021 blabla
       drwxr-xr-x 3 vsduser docker
                                         4096 Jun 29
                                                         2021 APU
       drwxr-xr-x 3 vsduser docker
                                         4096 Jun 29
                                                         2021 aes_core
                                                         2021 aes_cipher
       drwxr-xr-x 3 vsduser docker
                                         4096 Jun 29
       drwxr-xr-x 3 vsduser docker
                                         4096 Jun 29
                                                         2021 aes256
       drwxr-xr-x 3 vsduser docker
                                         4096 Jun 29
                                                         2021 aes192
       drwxr-xr-x 3 vsduser docker
                                         4096 Jun 29
                                                         2021 aes128
       drwxr-xr-x 3 vsduser docker 4096 Jun 29
drwxr-xr-x 3 vsduser docker 4096 Jun 29
                                                         2021 aes
                                                         2021 151
       drwxr-xr-x 4 vsduser docker 4096 Jun 29 2021 spm
vsduser@vsdsquadron:~/Desktop/work/tools/openlane_working_dir/openlane/designs$ cd picorv32a
       vsduser@vsdsquadron:~/Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a$ ls -ltr
        total 28
        drwxr-xr-x 2 vsduser docker 4096 Jun 29
                                                       2021 src
      -rw-r-r-- 1 vsduser docker 209 Jun 29 2021 sky130A_sky130_fd_sc_ms_config.tcl
-rw-r--r-- 1 vsduser docker 209 Jun 29 2021 sky130A_sky130_fd_sc_ls_config.tcl
-rw-r--r-- 1 vsduser docker 209 Jun 29 2021 sky130A_sky130_fd_sc_hs_config.tcl
-rw-r--r-- 1 vsduser docker 209 Jun 29 2021 sky130A_sky130_fd_sc_hdl_config.tcl
-rwxr-xr-x 1 vsduser docker 209 Jun 29 2021 sky130A_sky130_fd_sc_hdl_config.tcl
-rwxr-xr-x 1 vsduser docker 209 Jun 29 2021 sky130A_sky130_fd_sc_hd_config.tcl
       vsduser@vsdsquadron:~/Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a$ cd src
        <mark>vsduser@vsdsquadron:</mark>~/Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/src$ ls
       picorv32a.sdc picorv32a.v
        v<mark>sduser@vsdsquadron:</mark>~/Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/src$ date
      Fri Aug 9 14:53:43 IST 2024
       vsduser@vsdsquadron:~/Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/src$
```

Task 1

To calculate the flop ratio and percentage

Flop Ratio = No of D flip flops/Total Number of cells

= 1613/14876

=0.1084

Percentage = Flop ratio x 100

= 0.1084 x 100

= 10.84%

