Embedded System Design Lab #2 Signoff Sheet

Spring 2019

You will need to obtain the signature of your instructor or TA on the following items in order to receive credit for your lab assignment. Signatures are due by Friday, February 15, 2019 (Part 1 Elements) and Friday, February 22 2019 (Part 2 Elements).

Print your name below, sign the honor code pledge, and then demonstrate your working hardware & firmware in order to obtain the necessary signatures.

Student Name: RUSHI JAMES MACWAN Honor Code Pledge: "On my honor, as a University of Colorado student, I have neither given nor received unauthorized assistance on this work. I have clearly acknowledged work that is not my own." **Student Signature:** Signoff Checklist Part 1 Required Elements Schematic of acceptable quality, correct memory map, SPLD .PLD file Pins and signals labeled, decoupling capacitors, and two 28-pin wire wrap sockets present on board NVRAM (as EPROM substitute), decode logic, and LED functional Understands device programmer. Demonstrated ability to use logic analyzer to capture bus cycles and view fetches from NVRAM. Shows detailed knowledge of both state and timing modes. Captures latched address lines A[15:0], data lines D[7:0], ALE, /PSEN, and NVRAM chip select signal on the logic analyzer display. Shows and discusses logic analyzer screen captures: Assembly program and timer ISR functional: Part 2 Required and Supplemental Elements AT89C51RC2, RS-232, and FLIP functional 74LS374 debug port functional Understands timing analysis, setup/hold/propagation MSP432 code build process, basic LED program execution TA signature and date

FOR INSTRUCTOR USE ONLY Part 1 Elements	Not Applicable	Poor/Not Complete	Meets Requirements	Exceeds Requirements	Outstanding
Schematics, SPLD code Hardware physical implementation Part 1 Required Elements functionality Sign-off done without excessive retries					
Student understanding and skills		Ħ	Ğ ✓		
Overall Demo Quality (Part 1 Elements)					

FOR INSTRUCTOR USE ONLY Part 2 Elements	Not Applicable	Poor/Not Complete	Meets Requirements	Exceeds Requirements	Outstanding
Schematics, SPLD code Hardware physical implementation Part 2 Required Elements functionality Supplemental Elements functionality Sign-off done without excessive retries				2000	
Student understanding and skills					
Overall Demo Quality (Part 2 Elements)					

NOTE: This signoff sheet should be the top/first sheet of your submission.

->	LED	logo	gling	for	every	2	90 m	ي د	sho	nwa	03	b6.	
7	Part	1	dela	ayed	due	10	lack	of	logic	ana	yzer	oc. ardysis	5.
					Theo	11	moi	1					