

Application Note
June 2003

#### 1.0 INTRODUCTION

The CompactFlash (CF) card SST48CFxxx supports three operational modes: (1) PC card ATA using I/O mode, (2) PC card ATA using Memory mode, and (3) TrueIDE mode. Individual application notes have been generated that provide reference designs for an SST FlashFlex51 MCU to control a CF card operating in each of its three operational modes. This application note introduces the hardware and firmware reference design for the SST89C54/58¹ (8051-compatible microcontroller) to control the CompactFlash card SST48CFxxx² in TrueIDE mode. For the other two modes, please reference two additional application notes at www.sst.com, namely FlashFlex51 Microcontroller Control of CompactFlash Card in Memory Mode and FlashFlex51 Microcontroller Control of CompactFlash Card in I/O Mode.

#### 2.0 HARDWARE DESIGN

The following hardware design description refers to the detailed schematic diagram provided in Appendix A.

To enter TrueIDE mode, it is mandatory that /OE (pin 9, also called /ATASEL) be low during power-up. If /OE is high during power-up, the CF card will enter into Memory mode.

/DASP (pin 45) is connected to an LED through a resistor to  $V_{DD}$ , which provides user visibility of CF card internal operation. When the CF card is busy, the LED will be on.

In TrueIDE mode, the CF card supports two-card operation. One card can be set as master (/CSEL=low) and the other as slave (/CSEL=high). This reference design implements only one CF card which can be set as either master or slave. The firmware checks pin P3.5 to determine whether the CF card is master or slave, but the firmware CANNOT change the setting on the fly. Any change on the /CSEL pin will take effect after the next reset.

One address latch 74HC373 (or 74HC573) is eliminated by connecting the address bits  $A_0$ ,  $A_1$ ,  $A_2$  of the CF card directly to 8051 MCU address pins  $A_8$  (P2.0),  $A_9$  (P2.1), and  $A_{10}$  (P2.2), instead of connecting them to  $A_0$ ,  $A_1$ ,  $A_2$  outputs of an address latch device. The same firmware code will work for either hardware connection scheme.

Connecting P1.1 to /RESET (pin 41) provides the capability to reset the CF card at any time, whether due to a system requirement or a system bug.

#### 3.0 FIRMWARE DESIGN

It is important to understand that the ATA/IDE standard does not permit access to media such as HDD or CF card of one byte at a time. The firmware must read or write data one or more sectors at a time, where one sector equals 512 bytes of data. The system design engineer must incorporate a data buffer to support random access to CF card. This reference design uses the secondary block (4 KByte x 8 bit) of on-chip flash memory of the SST89C54/58 as a data buffer.

In TrueIDE mode, memory or attribute registers are not accessible to the host. The default CF card operation is 16-bit. The firmware must explicitly run the Set-Features command to enable 8-bit operation before 8-bit data transfers commence.

After power-up, a reset at pin 41, or a software reset, the SST48CFxxx CF card will be ready to perform any operation after waiting 50 ms (typical) or 400 ms (maximum)<sup>3</sup>. Thus, the firmware needs either to add a 400 ms delay or poll the Busy and RDY bits of the status register until the CF card is ready. Additionally, software reset provides the host MCU another choice to reset the CF card, even if the CF card is busy on an internal operation.

The complete 8051 source code for this application is provided in Appendix B.

#### 4.0 CONCLUSION

8051 control of the CF card in TrueIDE mode is straightforward, and it is easy to modify this reference design to support any other embedded controller as long as the designer follows the guidelines provided in this application note.

<sup>1.</sup> SST89C54/58 data sheet, www.sst.com


<sup>2.</sup> CompactFlash card SST48CFxxx data sheet, www.sst.com

See "Start Up Time" under Features on page 1 of the CF card data sheet.



**Application Note** 

#### APPENDIX A. SCHEMATIC DIAGRAM







**Application Note** 

### **APPENDIX B. FIRMWARE 8051 SOURCE CODE**

======== ChkPwr Diagnostic EraseSctr		QU		
•		. QU	0E5h	; or 98h
FracaSctr	Е	QU	90h	
_1000000	E	QU	0C0h	
Format	Е	QU	50h	
dentify	E	QU	0ECh	
dle	Е	QU	0E3h	; or 97h
dlelmm	Е	QU	0E1h	; or 95h
nitialize	Е	QU	91h	
ReadBuf	Е	QU	0E4h	
ReadLong	Е	QU	22h	; or 23h
ReadMulti	Е	QU	0C4h	
ReadSctr	Е	QU	20h	; or 21h
ReadVerify		QU	40h	; or 41h
Recalibrate		QU	10h	; or 1xh
RegSense		QU	03h	·
Seek		QU	70h	; or 7xh
SetFeature		QU	0EFh	, -
SetMulti		QU	0C6h	
Sleep		QU	0E6h	; or 99h
Standby		QU	0E2h	; or 96h
Standbylmm		QU	0E0h	; or 94h
Translate		QU	87h	,
WearLevel		QU	0F5h	
WriteBuf		QU	0E8h	
WriteLong		QU	32h	; or 33h
WriteMulti		QU	0C5h	, 01 0011
WriteSctr		QU	30h	; or 31h
WriteVerify		QU	3Ch	, 01 0 111
WrtMwoErase		QU	0CDh	
WrtSwoErase		QU	38h	
=======	=====			
CF Card Drive	-		Juress Alloc	
Data_Reg	EQU	8000h		; Data Register for read / write
Error_Reg	EQU	8101h		; Error Register, read only
Features	EQU	8101h		; Features Register, write only
Sectr_Cnt	EQU	8202h		; Sector Count Register (R/W)
Sectr_No	EQU	8303h		; Sector Number Register, or LBA0:7 ( R / W )
Cylinder_Low	EQU	8404h		; Cylinder Low Register or LBA8:15 ( R / W )
Cylinder_Hi	EQU	8505h		; Cylinder High Register or LBA16:23 ( R / W )
Drv_Head	EQU	8606h		; Drive Head Register ( R / W )
Status	EQU	8707h		; Status Register, read only
Command	EQU	8707h		; Command Register, write only
Alt_Status	EQU	4606h		; Alternate Status Register, read only,
	Alt Sta	itus does	n't clear inte	rrupt pending flag.
			this demo.	
Note: reading			this demo.	; Device Control Register, write only. Not used in this



```
; SST FlashFlex51 Microcontroller-Related SFR Definitions
                                        : SuperFlash Configuration
SFCF
             DATA 0B1H
SFCM
             DATA 0B2H
                                        ; SuperFlash Command
             DATA 0B3H
SFAL
                                        ; SuperFlash Address Low
SFAH
             DATA 0B4H
                                        ; SuperFlash Address High
SFDT
             DATA 0B5H
                                        ; SuperFlash Data
SFST
             DATA 0B6H
                                        : SuperFlash Status
WDTC
             DATA 0C0H
                                        ; Watchdog Timer Control
                                        ; Watchdog Timer Data/Reload
WDTD
             DATA 86H
: Constant Definitions
FlashAddrs
             EQU
                                        ; start address of MCU on-chip flash
Select
             EQU B
                                        ; bit 4 in Reg B is 0 for MASTER, B.4=1 for SLAVE
; Hardware Connection Description
RST
             BIT
                   P1.1
                                        ; RESET# = 1 (normal), 0 (Host resets CF Card)
; D0-D7
                   8051 AD0-AD7
             to
; A0,A1,A2
             to
                   8051 latched address A0,A1,A2 or direct to 8051 A8,A9,A10
; /CS0
             to
                   8051 A14
: /CS1
                   8051 A15
             to
; /CSEL
                   8051 P3.5
             to
; /IOWR
                   8051 WR
             to
; /IORD
             to
                   8051 RD
; /ATASEL
             to
                   GND
; DASP# is connected to a LED in series with a 1K resistor to VDD.
; When the CF Card is inactive, LED is OFF; when CF Card is active, LED is ON.
; All other pins of CF Card are NOT Connected.
Code begins here
             org
                   0000h
             ljmp
                   start
                                        ; reset vector
                   0100h
             org
                                        ; reset CF Card
                   RST
start:
             clr
                   Select. #1110$0000b
             mov
                                        : D4=0 for master CF Card
             jnb
                   P3.5, master
                                        ; check CF Card is set as Master or Slave
                                        ; D4=1 for slave CF Card
             mov
                   Select, #1111$0000b
master:
             nop
             nop
             setb
                   RST
; Initialization for erasing MCU flash memory sectors via IAP
             orl
                   SFCF, #40h
                                        ; IAPEN=1
                   SFAH, #high(FlashAddrs)
             mov
             mov
                   SFAL, #low(FlashAddrs)
             mov
                   R7, #9
                                        ; erase 9 sectors (512 + 64 bytes)
                   ______
                   SFCM, #0Bh
erase:
                                        : sector erase!
             mov
                   Done?
             acall
                   a, SFAL
             mov
             add
                   a, #64
             mov
                   SFAL, a
                   a, SFAH
             mov
             addc
                   a, #0
                   SFAH, a
             mov
                   R7, erase
             djnz
             anl
                   SFCF. #0BFh
                                        ; disable IAP
                   r4, #5
                                        ; delay 0.5 second
             mov
loadr5:
                   r5, #200
             mov
                                        ; delay 0.1 second
loadr6:
             mov
                   r6, #250
                                        ; delay 0.5ms for 12MHz crystal
             djnz
                   r6, $
                   r5, loadr6
             djnz
             djnz
                   r4, loadr5
```



```
; Save register reset values into MCU flash for diagnostic purposes
                                           ; It's very IMPORTANT for slave to
              mov
                     dptr, #Drv_Head
              mov
                     a, Select
                                           ; select MASTER/SLAVE data bus
              movx
                     @dptr, a
                     dptr, #Error_Reg
              mov
              movx
                    a, @dptr
              mov
                     r1, a
                     dptr, #Sectr_Cnt
              mov
              movx
                    a, @dptr
              mov
                     r2, a
                     dptr, #Sectr_No
              mov
              movx a, @dptr
                     dptr, #Cylinder_Low
              mov
              movx a, @dptr
                     r4, a
              mov
                     dptr, #Cylinder_Hi
              mov
              movx
                     a, @dptr
              mov
                     r5, a
                     dptr, #Drv_Head
              mov
              movx a, @dptr
                     r6, a
              mov
                     dptr, #Status
              mov
              movx a, @dptr
                     r7, a
              mov
; Now save register values into MCU on-chip flash memoy
              orl
                     SFCF, #40h
                                           ; IAPEN=1
                     r0, #1
              mov
                     SFAH, #high(FlashAddrs+200h)
              mov
                     SFAL, #low(FlashAddrs+200h)
              mov
                     a, @r0
more:
              mov
                     SFDT, a
              mov
                     SFCM, #0Eh
                                           ; byte-program
              mov
              Icall
                     done?
                     SFAL
              inc
              inc
              cjne
                     r0, #8, more
; Reset address pointer to beginning of MCU flash memory
              mov
                     SFAH, #high(FlashAddrs)
                     SFAL, #low(FlashAddrs)
              acall Enable8bit
                                           ; First of all, enable 8 bits operation!
; Perform CF Card sector operations (Write, Read, and Compare)
main:
              acall
                     Write_Sctr
                     Read_Sctr
              acall
                     Compare
              acall
              jb
                     F0, fail
              clr
                     P1.0
                                           ; indicates successful operations.
pass:
                     pass
              simp
fail:
              cpl
                     P1.0
                                           ; flags failed comparison.
                     r4, #10
              mov
                                           ; delay 1 second
                     r5. #200
                                           ; delay 0.1 second
register5:
              mov
register6:
              mov
                     r6, #250
                                           ; delay 0.5ms for 12MHz crystal
              djnz
                     r6, $
              djnz
                     r5, register6
              djnz
                     r4, register5
              sjmp
                     fail
```



```
SUBROUTINES
; Sets up sector count, LBA addresses and command code
Function:
            acall Busy
            mov
                 dptr, #Sectr_Cnt
            mov
                 a, R2
                                    ; R2 is Sector Count
            movx
                 @dptr, a
            mov
                 dptr, #Sectr_No
            mov
                 a, R3
                                    ; R3 contains LBA0:7
            movx @dptr, a
            mov
                 dptr, #Cylinder_Low
            mov
                 a, R4
                                    ; R4 contains LBA8:15
            movx @dptr, a
                 dptr, #Cylinder_Hi
            mov
                 a, R5
                                    : R5 contains LBA16:23
            mov
                  @dptr, a
            movx
            mov
                  dptr, #Drv_Head
            mov
                 a, R6
                                    ; R6 contains LBA24:27
                 a. #00001111b
            anl
            orl
                 a, Select
                                    ; CF Card as MASTER / SLAVE Drive, LBA enable.
            movx @dptr, a
            mov
                 dptr, #command
                 a, R7
                                    ; R7 is command code.
            mov
            movx @dptr, a
            ret
; Checks status of CF Card
Busy:
                 dptr. #status
            mov
            movx a, @dptr
                 acc.7, Busy
                 acc.0, errors
            jb
                                    ; acc=0 when successful
            clr
                                    ; C=0, CF Card is not busy (BUSY=0) and no error (ERR=0)
            clr
                  С
            ret
                                    ; and is ready to accept commands (RDY=1)
errors:
            mov
                 dptr, #Error_Reg
            movx a, @dptr
            setb
                                    ; C=1 flags error codes contained in ACC register
            ret
; Waiting for Data Request from CF Card
WaitDRQ:
            mov dptr, #status
            movx a, @dptr
                 acc.7, WaitDRQ
                                    ; if BUSY=1, then WaitDRQ
                 acc.3, WaitDRQ
                                    ; if DRQ=0, then WaitDRQ
            inb
                 acc.0, errors
                                    ; if ERR=1, then read errors code and set flag C
            jb
            clr
                                    ; C=0, CF Card is BUSY=0, DRQ=1, ERR=0.
            clr
; Waiting for IAP Operation to complete
Done?:
                 a, SFST
            mov
            jb
                 acc.2, Done?
            ret
```



```
; Enables 8-bit CF Card data operation
Enable8bit:
                    Busy
             acall
              mov
                    dptr, #Features
                    a, #01h
                                         ; enable 8 bit data transfer
             mov
             movx @dptr, a
              mov
                    dptr, #Drv_Head
              mov
                    a, Select
                                          ; LBA=1, CF Card as MASTER/SLAVE if bit D4=0 or 1
                    @dptr, a
              movx
                    dptr, #COMMAND
              mov
                    a, #0EFh
             mov
              movx @dptr, a
; Write data to one 512-byte sector in CF Card
Write_Sctr:
                    R2, #1
             mov
                                         ; write 1 sector at a time.
              mov
                    R3, #0Ah
                                          ; suppose LBA to be 000000Ah
             mov
                    R4, #0
                    R5. #0
             mov
              mov
                    R6, #0
                    R7, #WriteSctr
              mov
              acall
                    Function
             acall
                    WaitDRQ
                    Write512
              acall
              ret
Write512:
              mov
                    R0, #high(message)
                                          ; get the higher address of message
                    R1, #low(message)
                                          ; get the lower address of message
              mov
                    R7. #2
                                          ; 512 bytes = 2 * 256
              mov
                    R6. #0
              mov
write:
                    dph, R0
                                          ; get the address
              mov
              mov
                    dpl, R1
              clr
              movc a, @a+dptr
                                          ; get the data in message
                                          ; point to next byte in message
              inc
                    dptr
              mov
                    R0, dph
                                          ; save the address
              mov
                    R1, dpl
                    DPTR, #Data_Reg
                                          ; point to CF Card data register
              mov
             movx @dptr, a
                                          ; write 1 data byte into CF Card
             dinz
                    R6, write
              djnz
                    R7, write
                                         ; write all 512 bytes to CF Card
              ret
```



```
; Read data from one 512-byte sector in CF Card
Read_Sctr:
              mov
                     R2, #1
                                           ; read 1 sector at a time.
              mov
                     R3, #0Ah
                                           ; suppose LBA to be 000000Ah
                     R4, #0
              mov
              mov
                     R5, #0
              mov
                     R6, #0
                     R7, #ReadSctr
              mov
                     Function
              acall
                     WaitDRQ
              acall
                     Read512
              acall
; Read 1 sector of 512 data bytes and write into on-chip flash of SST FlashFlex51 MCU
Read512:
                                            ; 512 bytes = 2 * 256
              mov
                     R7, #2
              mov
                     R6, #0
                     dptr, #Data_Reg
              mov
              mov
                     SFAH, #high(FlashAddrs)
              mov
                     SFAL, #low(FlashAddrs)
                     SFCF, #40h
                                            ; set IAPEN=1 to enable IAP
              orl
              movx a, @dptr
read:
              mov
                     SFDT, a
              mov
                     SFCM, #0Eh
                                            ; issue Byte-Program command
              acall
                     Done?
                                            ; wait until done
              mov
                     a, SFAL
                                            ; adjust the address of flash
              add
                     a, #1
              mov
                     SFAL, a
              mov
                     a, SFAH
                     a, #0
              addc
                     SFAH, a
              mov
              djnz
                     R6. read
              dinz
                     R7, read
                     SFCF, #0BFh
                                            ; disable IAP
              anl
              ret
```



```
; Compare saved data with original data
Compare:
                       dph, #high(message)
                                               ; get the higher address of message
                       dpl, #low(message)
                                               ; get the lower address of message
                       SFAH, #high(FlashAddrs)
               mov
               mov
                       SFAL, #low(FlashAddrs)
               orl
                       SFCF, #40h
                                               ; IAPEN=1
               clr
                       F0
                       R7, #2
               mov
                       R6, #0
               mov
verify:
               clr
               movc a, @a+dptr
               inc
                       dptr
                       SFCM, #0Ch
                                               ; issue BYTE-VERIFY command
               mov
               nop
               xrl
                       a, SFDT
               įΖ
                       equal
               setb
                      F0
                                               ; set flag F0 (PSW.5) if any discrepancy
equal:
               mov
                      a, SFAL
                                               ; increase the address of MCU flash
                      a, #1
               add
               mov
                       SFAL, a
                      a, SFAH
               mov
               addc
                      a, #0
               mov
                       SFAH. a
                      R6, verify
               djnz
                      R7, verify
               djnz
                       SFCF, #0BFh
                                               ; disable IAP
               anl
               ret
; This message string has exactly 512 bytes of data to be written into the CF card.
message:
               DB "This program demonstrates how to interface a CompactFlash card to an "
               DB "SST FlashFlex51 embedded microcontroller. The CompactFlash card is "
               DB "an ultra-small, low-cost, high-performance, removable, flash memory
               DB "storage device. This product is well-suited for portable solid state "
               DB "mass storage applications offering new and expanded functionality while "
               DB "enabling smaller and lighter designs. The CompactFlash card can operate "
               DB "in 8-bit or 16-bit mode allowing for easy interfacing to any application system.
               DB "www.SST.com "
               end
```