

#### LAB REPORT

Khulna University of Engineering & Technology

#### **Computer Science and Engineering**

Name : Doniel Tripura

Roll : 1907121

Section : B


Semester : 2nd Semester

Experiment No: 08



Emperiment name: Synchronius counters -ASM: To design and test 4 bit binary

Synchronus counter using Flip Flop. 10 7476 (JK Hip Hop) for the given sequence.



Learning Objective:

- (i) To Learn about synchronus counter and its application.
- (ii) To Learn the design of ynchronus counter. components required:

10 7476, Patch Cards, 10 trainer kit.

Theory:

A content is which Pach flip-flop is triggered by the output goes to previous flipflop. As all the flipflops do not change states simutameanly in anymchronus country spike occur at the output. To avoid this, stoke pulse is siequired

Because of propagation delay, the opporating Speed of anynchronus counter is law, This problem can be solved by triggering all the Hip Stop in synchronus with the clock signal and such counter are called synchronous counters.

Brocedure:

1 Check all the components for their working.

(ii) Insert the appropriate 10 into the 10 base.

(iii) Make connections as shown in the circuit diagram.


(i) Verify the truth table and observe the atputs.

JK FF, encitation table -

|  | 2 | Q+ | J | 1<  |
|--|---|----|---|-----|
|  | 0 | 0  | 0 | X   |
|  | 0 | 1  |   | X   |
|  |   | 6  | X | 1 : |
|  | 1 | 1  | X | 0   |
|  |   |    |   |     |

# Circuit excitation table:


| Q <sub>D</sub> | Qc | a B | QA | Qt<br>D | ad | Qto | Qt A | J. | KD | 5 | Ke | Jb | Kp | JA | KA |
|----------------|----|-----|----|---------|----|-----|------|----|----|---|----|----|----|----|----|
| 0              | 0  | 0   | 0  | l       | 0  | 0   | 0    | l  | X  | 0 | X  | 0  | X  | 0  | X  |
| 1              | 0  | 0   | 0  | 1       | (  | 0   | (    | X  | 0  | 1 | X  | 0  | X  | l  | X  |
| ا              | 1  | O   | 1  | 1       | 1  | l   | 0    | X  | 0  | X | 0  | 1  | X  | X  | 1  |
| 1              | 1  | 1   | 0  | 1       | 1  | l   | 1    | X  | 0  | X | 0  | X  | 0  | 1  | X  |
| 1              | 1. | l   | (  | 0       | 0  | 0   | 0    | X  | 1  | X | 1  | X  | 1  | X  | 1  |





| Spac Rp | QA<br>QA | 01       | 11       | 10 |  |
|---------|----------|----------|----------|----|--|
| 00      | X        | X        | 又        | X  |  |
| 01      | X        | 义        | $\times$ | X  |  |
| 11      | X        | 0        | 1        | X  |  |
| 10      | 0        | $\times$ | X        | X  |  |
|         | Kp =     | Q B      | RA       |    |  |


| 1 dc   | 1  |    |    |    |  |  |  |
|--------|----|----|----|----|--|--|--|
| apac a | 00 | dl | 11 | 10 |  |  |  |
| 00     | 0  | X  | X  | X  |  |  |  |
| 01     | X  | X  | X  | X  |  |  |  |
| 11     | X  | X  | X  | 文  |  |  |  |
| 10     | 1  | 1  | X  | X  |  |  |  |
| Je=20  |    |    |    |    |  |  |  |

| Kc        | )  |    |    |    |                |  |  |
|-----------|----|----|----|----|----------------|--|--|
| 1.0       | 00 | 01 | 11 | _1 | 9              |  |  |
| 00        | X  | X  | X  | 1  | X              |  |  |
| 01        | X  | ×  | X  |    | $\overline{x}$ |  |  |
| 11        | X  | 0  | 1  |    | 0              |  |  |
| 10        | X  | X  | X  | I  | X              |  |  |
| KC = QBQA |    |    |    |    |                |  |  |










JD=1, XD=QBQA JC=QD, XC=QBQA JB=QA, XB=QA JA=QD, KA=1

## Circuit Diagram



### Result:

The working of synchronous counter is verified.

### viva question:

a. what are synchronous camers?

Ans! Synchronous counters are so called because the clock pulse import of all the individual Hip Hop with the carter are all

(v)

tagether at the same time by the same clock pulse signal.

a. What are the advantages of synchronous counters?

Ans) The advantages of synchronous counters are as follows. Yes easier to design - that the asynchronous counters. It acts simultaneous . No propagation delay associated with it, Cant sequence is controlled using logic gates, error chances are lawer.

a. What is an encitation table?

And The table which has the minimum inputes and which will encite or trigger the slip hop to go from its powerent state to the next state.

a. white the encitation table for D&TPP.

Ano: DFP TFF

0 0 0 0 1 1

| an | Qntl | T |
|----|------|---|
| 0  | 0    | 0 |
| 0  | 1    | 1 |
| 1  | O    | 1 |
| 1  | 11   | 0 |