



LAB REPORT

Khulna University of Engineering & Technology

Computer Science and Engineering

Name : Sheikh Md. Nibir

Roll : 1907043

Section : A

Semester : 1-2

Experiment No : 9



Experiment: Study of Asynchronous Counter.

AIM:

- i. To design a 0 to 12 bit up counter.
- ii. To design a 15 to 3 down counter.

Learning Objectives:

- i. To learn about Asynchronous counter and its application.
- ii. To learn the design of asynchronous up counter and down counter.

Components required: IC 7476, Patch Cords & IC trainer kit.

Theory:

A counter in which each flip flop is triggered by the output of the previous flip flop. As all the flip-flops do not change state simultaneously, spike occurs at the output. To avoid this, strobe pulse is required. Because of the propagation delay the operating speed of asynchronous counter is low. Asynchronous counters are easy and simple to construct.


Procedure:

- i. Check All the components for their working were checked.
- ii. The appropriate IC into the IC base was inserted.
- iii. Connections were made as shown in the circuit diagram.
- iv. The truth table was verified and the outputs were also verified.

Truth table for 0-12 UP Counter:


Counter State	Q_3	Q_2	Q_1	Q_0	Counter State	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0	7	0	1	1	1
1	0	0	0	1	8	1	0	0	0
2	0	0	1	0	9	1	0	0	1
3	0	0	1	1	10	1	0	1	0
4	0	1	0	0	11	1	0	1	1
5	0	1	0	1	12	1	1	0	0
6	0	1	1	0	13	0	0	0	0

Logic '1'



Truth table for 15 to 3 down counter:

Counter States	Q_3	Q_2	Q_1	Q_0
15	1	1	1	1
14	1	1	0	1
13	1	1	0	0
12	1	0	1	1
11	1	0	1	0
10	1	0	0	1
9	1	0	0	0
8	0	1	1	1
7	0	1	1	0
6	0	1	0	1
5	0	1	0	0
4	0	0	1	1
3	0	0	1	0
2	0	0	0	1



Result: The working method of asynchronous counters is verified.

Viva Questions:

Q. What is an asynchronous counter?

Ans: The output of which sequential circuit counter is free from clock signal is called asynchronous counter.

Q. How is it different from a synchronous counter?

Ans: In synchronous counter every flip flops are connected with same clock signal, where in asynchronous counter flip flop are not connected to same clock signal, they generate their signal from previous output.