

IRFP4568PbF

HEXFET® Power MOSFET

Applications


- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

G

V _{DSS}	150V
R _{DS(on)} typ.	4.8 m Ω
max.	5.9m Ω
I _D (Silicon Limited)	171

Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free



G	D	S
Gate	Drain	Source

Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	171	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	121	A
I _{DM}	Pulsed Drain Current ①	684	
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	517	W
	Linear Derating Factor	3.45	W/°C
V_{GS}	Gate-to-Source Voltage	± 30	V
dv/dt	Peak Diode Recovery ③	18.5	V/ns
T _J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300	
	(1.6mm from case)		
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

Avalanche Characteristics

7			
E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ②	763	mJ
I _{AR}	Avalanche Current ①	See Fig. 14, 15, 22a, 22b,	Α
E _{ΔR}	Repetitive Avalanche Energy @	1	mJ

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units					
$R_{\theta JC}$	Junction-to-Case ®		0.29						
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface	0.24		°C/W					
$R_{\theta JA}$	Junction-to-Ambient ⑦®		40						

Static @ $T_J = 25$ °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	150				$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.17		V/°C	Reference to 25°C, I _D = 5mA①
R _{DS(on)}	Static Drain-to-Source On-Resistance		4.8	5.9	mΩ	$V_{GS} = 10V, I_D = 103A \oplus$
$V_{GS(th)}$	Gate Threshold Voltage	3.0		5.0	٧	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
I _{DSS}	Drain-to-Source Leakage Current			20		$V_{DS} = 150V, V_{GS} = 0V$
				250	μA	$V_{DS} = 150V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	Λ	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-100	nA	$V_{GS} = -20V$
R_G	Internal Gate Resistance		1.0		Ω	

Dynamic @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	162			S	$V_{DS} = 50V, I_{D} = 103A$
Q_g	Total Gate Charge		151	227		I _D = 103A
Q_{gs}	Gate-to-Source Charge		52		nC	$V_{DS} = 75V$
Q_{gd}	Gate-to-Drain ("Miller") Charge		55			V _{GS} = 10V ④
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})		96			$I_D = 103A, V_{DS} = 0V, V_{GS} = 10V \oplus$
t _{d(on)}	Turn-On Delay Time		27			$V_{DD} = 98V$
t _r	Rise Time		119]	I _D =103A
t _{d(off)}	Turn-Off Delay Time		47		ns	$R_G = 1.0\Omega$
t _f	Fall Time		84			V _{GS} = 10V ④
C _{iss}	Input Capacitance		10470			$V_{GS} = 0V$
C _{oss}	Output Capacitance		977			$V_{DS} = 50V$
C _{rss}	Reverse Transfer Capacitance		203		pF	f = 1.0MHz, (See Fig 5)
C _{oss} eff. (ER)	Effective Output Capacitance (Energy Related) ®		897			V _{GS} = 0V, V _{DS} = 0V to 120V ⑥(SeeFig.11)
C _{oss} eff. (TR)	Effective Output Capacitance (Time Related) ®		1272			V _{GS} = 0V, V _{DS} = 0V to 120V ⑤

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
I _S	Continuous Source Current			171	Α	MOSFET symbol
	(Body Diode)			171	A	showing the
I _{SM}	Pulsed Source Current			684	Α	integral reverse
	(Body Diode) ①			004	^	p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	٧	$T_J = 25^{\circ}C, I_S = 103A, V_{GS} = 0V \oplus$
t _{rr}	Reverse Recovery Time		110		20	$T_J = 25^{\circ}C$ $V_R = 100V$,
			133		ns	$T_J = 125^{\circ}C$ $I_F = 103A$
Q _{rr}	Reverse Recovery Charge		515			$T_J = 25^{\circ}C$ di/dt = 100A/ μ s ④
			758		nC	$T_J = 125^{\circ}C$
I _{RRM}	Reverse Recovery Current		8.8		Α	$T_J = 25^{\circ}C$
t _{on}	Forward Turn-On Time	Intrins	ntrinsic turn-on time is negligible (turn-on is dominated by LS+LD)			

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by T_{Jmax} , starting T_J = 25°C, L = 0.144mH R_G = 25 Ω , I_{AS} = 103A, V_{GS} =10V. Part not recommended for use above this value.
- $\label{eq:loss_def} \mbox{\Large 3} \mbox{ I}_{SD} \leq 103A, \mbox{ di/dt} \leq 360A/\mu s, \mbox{ } \mbox{V_{DD}} \leq \mbox{$V_{(BR)DSS}$}, \mbox{ } \mbox{T_J} \leq 175^{\circ}\mbox{C}.$
- ④ Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$.
- $^{\circ}$ C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- $^{\circ}$ C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
- $\ \ \, \mathbb{8} \,\, R_{\theta} \, \text{is measured at } T_J \, \text{approximately } 90^{\circ}\text{C}.$

2 www.irf.com




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage






Fig 7. Typical Source-Drain Diode Forward Voltage



T_C, Case Temperature (°C) **Fig 9.** Maximum Drain Current vs.

Case Temperature



V_{DS,} Drain-to-Source Voltage (V) **Fig 11.** Typical C_{OSS} Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
 - Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT_{imax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4. $P_{D (ave)}$ = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).
 - t_{av =} Average time in avalanche.
 - D = Duty cycle in avalanche = $t_{av} \cdot f$

 $Z_{th,JC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \text{ (ave)}} &= 1/2 \text{ (} 1.3 \cdot \text{BV} \cdot \text{I}_{av} \text{)} = \triangle \text{T/ Z}_{thJC} \\ I_{av} &= 2\triangle \text{T/ [} 1.3 \cdot \text{BV} \cdot \text{Z}_{th} \text{]} \\ E_{AS \text{ (AR)}} &= P_{D \text{ (ave)}} \cdot t_{av} \end{split}$$

IRFP4568PbF




Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. di_f/dt




Fig. 19 - Typical Stored Charge vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms






Fig 24b. Gate Charge Waveform

TO-247AC Package Outline

Dimensions are shown in millimeters (inches)









NOTES:

DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M 1994.

DIMENSIONS ARE SHOWN IN INCHES.

CONTOUR OF SLOT OPTIONAL.

DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED .005" (0.127)
PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.

THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS D1 & E1.

LEAD FINISH UNCONTROLLED IN L1

 $\ensuremath{\mathrm{op}}$ to have a Maximum draft angle of 1.5 $^{\circ}$ to the top of the part with a Maximum hole diameter of .154 inch.

OUTLINE CONFORMS TO JEDEC OUTLINE TO-247AC

	DIMENSIONS					
SYMBOL	INC	HES	MILLIM	ETERS	1	
	MIN.	MAX.	MIN.	MAX.	NOTES	
A	.183	.209	4,65	5,31		
A1	.087	.102	2.21	2,59		
A2	.059	.098	1.50	2.49		
ь	.039	.055	0.99	1,40		
ь1	.039	.053	0.99	1.35		
b2	.065	.094	1.65	2.39		
b3	.065	.092	1.65	2.34		
b4	.102	.135	2.59	3.43		
b5	.102	.133	2.59	3.38		
c	.015	.035	0.38	0.89		
c1	.015	.033	0.38	0.84		
D	.776	.815	19,71	20,70	4	
D1	.515	-	13.08	-	5	
D2	.020	.053	0.51	1.35		
E	.602	.625	15.29	15.87	4	
E1	.530	-	13,46	-		
E2	.178	.216	4.52	5,49		
e		.215 BSC		BSC		
Øk	.0	10	0.	25		
L	,559	.634	14.20	16,10		
L1	.146	.169	3,71	4,29		
øP	.140	.144	3.56	3,66		
øP1	-	.291	-	7.39		
Q	.209	.224	5.31	5.69 BSC		
S	.217	BSC	5.51	1		
					1	

LEAD ASSIGNMENTS

HEXFET

- 1 GATE 2.- DRAIN 3.- SOURCE
- 4.- DRAIN

IGBTs, CoPACK

- 1.- GATE
- 2.- COLLECTOR
 3.- EMITTER
 4.- COLLECTOR

DIODES

- ANODE/OPEN
- 2.- CATHODE 3.- ANODE


TO-247AC Part Marking Information

EXAMPLE: THIS IS AN IRFPE30

WITH ASSEMBLY LOT CODE 5657

ASSEMBLED ON WW 35, 2001 IN THE ASSEMBLY LINE "H"

Note: "P" in assembly line position indicates "Lead-Free"



TO-247AC package is not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market. Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903