

Second assignment: FSM design and RTL implementation with UART input.

1. Overview: Design, implement and verify a sequential digital circuit. Combine concepts of serial communication, shift registers, pattern detection and data domain crossing.

1.1 Problem description: Implementing a pattern detector system that identifies a given 4-bit sequence in a serial input stream.

j this pattern is the last decimal digit of my ID.

converted into 4-bits binary like this:

ID reference : 1004191486 → b_{10} ↔ 0910₂

1.2 Implementation: The project will focus on the implementation of the 4-bit pattern detector using Verilog, integrating sequential and combinational logic with serial communication (UART) and multi-clock synchronization.

2. Functional overview: System receives a continuous serial stream at 115.200 bps via UART and detects the specific bit pattern inside the incoming data stream.

- Every time the sequence appears (even overlapping) the units asserts a match ($\text{match} = 1$) pulse for one system clock cycle at 25 MHz .

e.g.: Two overlapping pattern detected:

input : [00010110] as we see, there are overlapping.

match \rightarrow input : [00001001] \Rightarrow  (Waves form)

3. System architecture and module imp..

The complete system is built with functional modular blocks, connected hierarchically under a top-level entity.

3.1.

Thus design applies real-world digital principles such as:

- Band rate generation (sequential)

Derived from the equation:

$$f_{band} = \frac{f_{clk}}{DIV}$$


$$j DIV = f_{IN} / \text{Band rate}$$

for our specific case:

$$DIV = 25,000,000 / 945,200 \approx 27$$


This function is generates the band sampling tick from the 25 MHz clock.

UO: inputs: clk (25 MHz), reset_n (low active)
outputs: sample_tick; our sampling pulse that indicates when to capture data.



- **FSM-based bit-sampling** (sequential FSM or UART sampler) → Start bit detection ensures proper bit alignment under asynchronous serial transmission.
 ↳ Detects start bit, shifts 8 data bits.

I/O inputs: clk, reset_n, serial_in, sample_tick
 output: data_buf (goes to our sipo)



This is our two finite state machine, that detects a start bit (at low) goes to S_1 and shifts 8 serial bits using sample-tick. Then, returns to S_1 .

- **Shift-register serial data handling:** (sequential or sipo register)

↳ Stores 8 received bits and exposes just 4 bits.
 (convert serial data into parallel form)

With each sample-tick shifts a bit to create.

This give 8 bits by 4 less significants.

I/O inputs: data_bit, sample_tick, reset_n


outputs: byte [7:0] ~ last4 [3:0]



- Pattern matching with overlap detection.
 (Combinational \rightarrow detector) \rightarrow digital computer
 with a moving 4-bit window

\hookrightarrow Its function is compares last 4 bits
 with probe pattern $(0110_2) \xrightarrow{\text{?}} b_{10}$

i/o : input : last4 [3:0]
 output : match



- Gross-domain synchronization (structural

and final module)


\hookrightarrow Integrate all modules and synchronizes
match.

Also, the output synchronization (2 flip-flops)

avoid METASTABILITY when the VART
 tick and system clock are asynchronous.

4. Let's see the diagram:

60 Inputs: clk, reset-n, serial-in
Output: match



5 Verify modules:

- Once we define our modules and their respective TB on verilog, we can analyse the simulate case, where: IP is 9004194436, last digit: $b_{10} \Rightarrow 0110_2$
- . Valid VART stream containing pattern
- . Overlapping patterns (e.g.: 01100110)
- . No pattern present.
- . Noise or short/stop bits.
- . Reset mid/transmission.

Expecting the following results:

- . match pulses are single-cycle, precisely aligned.
- . Pattern overlap generate multiple pulses.
- . Reset clears internal registers.

6- Summary and conclusions