

Second assignment: FSM design and RTL implementation with UART input.

1. Overview: Design, implement and verify a sequential digital circuit. Combine concepts of serial communication, shift registers, pattern detection and data domain crossing.

1.1 Problem description: Implementing a pattern detector system that identifies a given 4-bit sequence in a serial input stream.

j this pattern is the last decimal digit of my ID.

converted into 4-bits binary like this:

ID reference : 1004191486 → b_{10} ↔ 0910₂

1.2 Implementation: The project will focus on the implementation of the 4-bit pattern detector using Verilog, integrating sequential and combinational logic with serial communication (UART) and multi-clock synchronization.

2. Functional overview: System receives a continuous serial stream at 115.200 bps via UART and detects the specific bit pattern inside the incoming data stream.

- Every time the sequence appears (even overlapping) the units asserts a match ($\text{match} = 1$) pulse for one system clock cycle at 25 MHz .

e.g.: Two overlapping pattern detected:

input : [00010110] as we see, there are overlapping.

match \rightarrow input : [00001001] \Rightarrow  (Waves form)

3. System architecture and module imp..

The complete system is built with functional modular blocks, connected hierarchically under a top-level entity.

3.1.

Thus design applies real-world digital principles such as:

- Band rate generation (sequential)

Derived from the equation:

$$f_{band} = \frac{f_{clk}}{DIV}$$


$$j DIV = f_{IN} / \text{Band rate}$$

for our specific case:

$$DIV = 25,000,000 / 945,200 \approx 27$$


This function is generates the band sampling tick from the 25 MHz clock.

UO: inputs: clk (25 MHz), reset_n (low active)
outputs: sample_tick; our sampling pulse that indicates when to capture data.



- **FSM-based bit-sampling** (sequential FSM or UART sampler) → Start bit detection ensures proper bit alignment under asynchronous serial transmission.
 ↳ Detects start bit, shifts 8 data bits.

I/O inputs: clk, reset_n, serial_in, sample_tick
 output: data_buf (goes to our sipo)



This is our two finite state machine, that detects a start bit (at low) goes to S_1 and shifts 8 serial bits using sample-tick. Then, returns to S_1 .

- **Shift-register serial data handling:** (sequential or sipo register)

↳ Stores 8 received bits and exposes just 4 bits.
 (convert serial data into parallel form)

With each sample-tick shifts a bit to create.

This give 8 bits by 4 less significants.

I/O inputs: data_bit, sample_tick, reset_n


outputs: byte [7:0] ~ last4 [3:0]



- Pattern matching with overlap detection.
 (Combinational \rightarrow detector) \rightarrow digital computer
 with a moving 4-bit window

\hookrightarrow Its function is compares last 4 bits
 with probe pattern $(0110_2) \xrightarrow{\text{?}} b_{10}$

i/o : input: last4 [3:0]
 output: match



- Gross-domain synchronization (structural

and final module)


\hookrightarrow Integrate all modules and synchronize
 $\underbrace{\text{match}}$.

Also, the output synchronization (2 flip-flops)

avoid METASTABILITY, when the VART
 tick and system clock are asynchronous.

4. Let's see the diagram:

U10 Inputs: clk, reset-n, serial-in
Output: match



5 Verify modules:

- Once we define our modules and their respective TB on verilog, we can analyse the simulate case, where: IP is 9004194436, last digit: $b_{10} \Rightarrow 0110$
- . Valid UART stream containing pattern
- . Overlapping patterns (e.g.: 01100110 ~ 00110110)
- . No pattern present.
- . Noise or short/stop bits.
- . Reset mid/transmission.

Expecting the following results:

- . match pulses are single-cycle, precisely aligned.
- . Pattern overlap generate multiple pulses.
- . Reset clears internal registers.

ii) Baud rate generator

The "baud_gen" module divides the system clock frequency to produce a single-cycle "tick" pulse that defines the sampling rate for the UART system. It ensures synchronization between the serial input done and the receiver logic sampled by UART.



Simulation setup:

clk (system clock input): 1MHz ~ Baud rate: 115200 bps

, given a expected divisor 8.68. i.e, the generator alternates between 8 and 9 clock cycles per tick.

keeping an average frequency close to 115.2 kHz.

Symbols on time: en: Enable signal counter while high.

align: Alignment pulse (reset divisor), single short pulse at start bit detection.

• tick: Output pulse at baud freq. We observe a regular single-clock pulses spaced by 8-9 cycles of clock.


Conclusion: As we see on the GTKWave simulation that, "align" resets the internal counter, ensuring the first tick aligns with the UART start bit.

• "Tick" pulses are uniform and 1 clock wide, confirming clean generation without jitter.

Besides, when "en" is deasserted, "tick" immediately stops, demonstrating correct enable control. Given a fully validated module.

iii) UART sampler

The uart_sampler is responsible for detecting the start bit on the UART serial line "rx", aligning the baud_rate generator "align", and generating one-bit samples (bit_valid_pulses) for each received bit during a data frame.



Setup: rx: Serial input line, align: sync pulse to baud_gen., tick as baud reference pulses and busy to detect the frame active flag.

As we see, simulation bridges the asynchronous UART input with the synchronous system clock domain.

• "Rx" falling edge correctly produces an "align" pulse, "tick" pulses are periodic and properly synchronized, and "busy" stays high during the UART frame, confirming correct state control.

Thus, gave us a fully validated module to integrate with the detector and TDP module.

iii) Pattern

This validate that the module asserts "match" when window [3:0] equals pattern [3:0]



Setup: pattern [3:0]: Expected 4-bit sequence as fixed reference value ($b_{10} = 0110_2$)

window [3:0]: Current input bits that cycle through multiple 4-bit values.

Finally match: as detection flag, high only when window=pattern

As we see, signal transition timing is stable, and no false matches occur, working correctly ready for use within the top level pattern recognition chain.

iv) Top integration-

On this case, we try to validate complete UART based-pattern detection through three test cases.



Case 1: About 200 us, we send vant byte as: 0xFF (no pattern to match)

Case 2: Next, send 0x66 (two occurrences of 0110_2 overlapped) → system works.

Case 3: Finally, send 0x06 and 0x60 (match at start and end) → two separate pulses.

- As we see, at this point, we have a full system verified where, the integrated modules (laser-gen, vort-sampler, detector) operate coherently.

Finally, we have the final full-ID verification:

- Send a VART input sequence ASCII: "1004191436"
- Each digit transmitted as an 8-bit VART frame.
- Pattern to detect is: $0110_2 = 6_{10}$

given $\text{clk} = 1.6 \text{MHz}$ \times $\text{Brate} = 100 \text{ kbps}$.



- As we can see, all ten characters of the ID were received through VART.

Also, only the final digit "6₁₀" contained the target 4-bit pattern. Finally, the detector generated a single match pulse at the end of the sequence, proving end-of-ID validation works.

6. Summary and conclusions

- The detector module works correctly - it performs a clean 4-bit equality check, setting match high exclusively when the pattern and input window are identical.
- The complete design now demonstrates full functional integration: UART reception, bit sampling, serial to parallel conversion and pattern detection aligned with the expected ID-based rule.
- This confirms functional correctness and timing alignment of the complete FSM design with UART input.