

Digital design

1st Task - Knight rider project.

• Reference documentation

1. Description

- We're going to implement a four module, synthesizable RTL design we verify, that produces a Knight-Rider (one-hot bouncing LEP) pattern.

1.1 Modules :

i) Combinational : Decoder (3-8 one hot)

↳ Gets us output [7:0] from input [2:0]

ii) Sequential : Up/Down counter (4 bits)

↳ Has asynchronous reset & enable & direction input

iii) Sequential : FSM (2-state : R/L)

↳ Finite state machine design to control direction based on edge flags.

iv) Top integration: coordinate all signals, generate edge flags for the FSM, and generate gated step pulse (avoid extra step when bouncing)

12 Block diagram: lets see a diagram for each module and their signal:


j) clock : clk ; reset: asynchronous ; enable : continue pattern ; output bus [7:0]

i) 3 to 8 decoder

a) Function: Converts 3 bit input bus [2:0] into an 8 bit one-hot (or domino) output [7:0]

b) I/O: One 3-bit input ; one 8-bit output

c) Expected behavior: For each binary value of [2:0], exactly one bit of output is asserted using one-hot codification,




iv) 4-bit up/down counter

a) Function: A 4-bit counter with asynchronous active-low reset, synchronous enable and a direction control input.

b) I/O: inputs: clk, reset, enable, dir.
output: counter 4 bits [3:0]


c) Expected behavior: when enabled, the finite state machine generates a left on the state. (if its 0, the counter goes up)
and resets to zero on an asynchronous reset.



iv) Two state FSM:

a) Function: A minimal finite state machine with TWO states (Right/Left) that drives the direction signal for the counter.

b) I/O : inputs: clk, reset and position flags Left or right
output: dir (note that its the input on the counter).



(iv) Integrated Knight-Rider top module

a) Function: This top module wires together the counter, FSM and decoder to produce the bouncy one-hot led pattern.


I/O interfaces are: clk, reset, enable and output [7:0]

See that, internally, the up/down counter outputs a 4-bit word; its lower three bits of input select one of the eight possible positions. Besides, the FSM monitors the input, to see if it is on the front (to count down) or in the bottom (to count up).

Also, the decoder converts the input into the one-hot led output.


b) I/O : input : counter / output : input [2:0]

Let's see a detailed integration:



- 2. Test benches, simulations and verification process:

Para la verificación en este caso, podemos




i) As we know, given a 3-bit input (8 cases) we can use only one output for the data bus of 8 bits.

We're only going to use the 8 leds cases from the 256 possible cases of the data bus:

$in [3:0]$	output $[7:0]$	\Rightarrow hexadecimal	Active led (interpretation)
000	0000 0001	01	led 1
001	0000 0010	02	led 2
010	0000 0100	04	led 3
011	0000 1000	08	led 4
100	0001 0000	10	led 5
101	0010 0000	20	led 6
110	0100 0000	40	led 7
111	1000 0000	80	led 8


from where, seeing the gtkwave simulation, the decoder module agrees with the objective and performance.



As we see, the simulation confirms what one-hot coding behavior, since for each input combination (8 cases), exactly one output bin in $y[7:0]$ is set high, following $y = 1 \ll sel$. The output sequence from GTKwave conforms our truth table.

(ii) Proceed with the 4 bits up/down confer:

for this we work with many inputs
and outputs, or going to test it from the
tb running:



as inputs, we have: clk vs vvv clock ($\sim 100\text{ MHz}$)

- rst as our asynchronous reset.
 - dir as the control direction ($1 = \text{up}$; $0 = \text{down}$)
 - en as the enable in order to start counting

and only one output of [3:0] that give us the arrival valve on the contr.

e.g.: As we see on the time type between 80ns - 100ns,
 the enable is disabled (or has their output value on low)
 so the value is stable(2), i.e., counter doesn't continue
 working, as we see when the enable is high,
 and reach the limit to start descending with the
 $dw = 0$

(iii) We can confine now with the FISM

Thus finite state machine acts as direction controller for the system (previously, set the value for the "dir" variable)

The FSM presents 2 states:


i) Right (1): Move to right. \rightarrow position increased

vi) Left (0): Move to left \rightarrow position decreased

The Fsm is part of the control loop of the system.

- Read the position cues of the counter position [2:0]

and send a control direction to achieve.



As we see on the ftkwave simulation, from the 0 - 5 ns, the asynce reset arst is high, so the Fsm starts with the default direction cue, and move to the right, from the 6-12 ns, the Fsm detects a top right limit ; where pos is 111 (last case) and then the dir value change, moving the function for the counter.

- Finally, as we see on the last time step, the Fsm detects the other limit and restart, only working on the two cases of interest. ; pos = 000 \wedge pos = 111

\hookrightarrow This interest its related with a simple fsm moore, where his transition only depends for the actual position (a synchronous entry)

(v) On the last one, we integrate the modules to implement the knight rider project.

In order to analyse the system performance, we've just the clock, asynchronous reset, counter enable, the direction for the FSM, the binary counter value $q[3:0]$ and finally the decoder output.



as we can see on simulation, the value of dir only change when the position led reach the limit i.e., $pos == 111 \vee 000$, also, its notice that $q[3:0]$ goes up/down. in reference what dir (synchronous) and finally $y[7:0]$ indicates the knight rider pattern. demonstrates proper boundary detection, fsm driver direction reversal, bidirectional counting and correct mapping between bus position and led pattern using one-hot encoding.

- Indicating that, the knight rider top module, successfully integrates the FSM, counter and decoder.