

SPI PROJECT



Our team



Andrei Popa

Student



Mădălina Mihălucă


Student



Alexandru Antoci

Student

Table of Contents







- What is a SPI
- About Vivado
- About Verilog
- Vivado Workflow
- Block Diagram
- Internal Structure
- Basys 3Board
- Block Diagram
- Internal Structure
- Simulation Waveform
- Code
- Bibliography




WHAT IS A SPI?

SPI, or Serial Peripheral Interface, is a communication protocol used to transfer data between a microcontroller and peripheral devices. It enables fast, synchronous data exchange using four main signals:

-  **MOSI (Master Out Slave In): Sends data from the master device to the slave.**
-  **MISO (Master In Slave Out): Sends data from the slave device back to the master.**
-  **SCK (Serial Clock): Provides the clock signal from the master to synchronize data transfer.**
-  **SS/CS (Slave Select/Chip Select): Selects the slave device that the master communicates with.**







Smartphones

SPI is commonly used to connect the main processor with various peripherals such as touchscreens, fingerprint sensors, and memory modules.

Gaming consoles

The PlayStation 5's DualSense controller utilizes SPI to relay data from the controller to the console, enabling responsive haptic feedback and adaptive trigger functionalities.



Smart home Devices


Smart home devices also benefit from SPI's robust communication capabilities. Smart thermostats, security cameras, and home automation hubs often use SPI to facilitate communication between the central processor and various peripheral components.




About Vivado

Vivado is a software program developed by Xilinx for designing and programming programmable logic circuits, such as FPGAs. It is used by engineers to create, simulate, verify, and implement complex digital designs on hardware.

The main languages supported by Vivado are: VHDL, Verilog, SystemVerilog, C/C++.



- Used for FPGA Design and Implementation
- Used for Embedded Systems



VIVADO WORKFLOW

Simulation

Simulation means testing and verifying the digital design, without actually building the physical circuit, to ensure it functions as expected before its real-world implementation.

Synthesis

Synthesis identifies synthesis errors and transforms the design described in a hardware description language into a concrete physical circuit. .

Implementation

This step includes placing and routing the circuit generated by synthesis, ensuring that the design aligns with the available hardware resources.

Generate Bitstream

Generate Bitstream refers to the process of creating a bitstream file from a hardware design, which is then used to program a programmable logic device such as an FPGA.

Open Hardware manager

This step establishes the connection to the hardware resource, in our case, the Basys 3 FPGA.

VERILOG

We have chosen to implement the project using the Verilog.

Verilog is a hardware description language used to model and simulate digital circuits. It is widely used in the development of integrated systems and FPGA design.

Verilog allows for the description of both the behavior and the structure of circuits, providing a way to describe and simulate the circuit before physically implementing it.

BASYS 3 BOARD

Power
Button

Ready
state

Reset


P
I

Data out
Master


Data out
Slave

Data in
Slave


Data in
Master




BLOCK DIAGRAM




MASTER INTERNAL STRUCTURE



SIMULATION WAVEFORM




Counter




```
// Counter Module
module counter(
    input clk,                //clock signal
    input reset,              //reset
    input enable,             //enable counting

    output reg [3:0] out_cnt  //output
);
    always @(posedge clk or posedge reset) begin
        if(reset)
            out_cnt <= 4'b0000 ;
        else if (enable) begin
            if (out_cnt == 4'b1000)
                out_cnt <= 0;
            else
                out_cnt <= out_cnt + 1;
        end
    end
endmodule
```



Shift Register

```
76 //Sfhift register module for master
77 module shift_register_master(
78     input clk,                // clock signal
79     input reset,              // reset
80     input enable,             // enable shifting
81     input miso,               // input from slave
82     input pl,                 //parallel load control signal
83     input [7:0] data_in,      //parallel load data
84     output reg mosi,          // output
85     output reg [7:0] data_out // signal used for debug and display on board
86 );
87
88 always @(posedge clk or posedge reset) begin
89     if (reset) begin
90         data_out <= 8'b0;
91         mosi <= 1'b0;
92     end
93
94     else if(pl) begin
95         data_out= data_in;
96     end
97
98     else if (enable) begin
99         data_out <= {data_out[6:0], miso};
100         mosi <= data_out[7]; // assign the MSB to the output
101     end
102 end
103 endmodule
```




```


105 //FSM module for master
106 module fsm_master(
107     input clk,           //clock signal
108     input reset,         //reset
109     input ready_state,   //start the data transmission process
110     input [3:0] bit_cnt, //input from counter
111
112     output reg enable_cnt, //control signal used for enabling the counter
113     output reg enable_shift //control signal used for enabling the shift register
114 );
115 // State definitions
116 parameter IDLE = 2'b00,
117             TRANSFER = 2'b01;
118
119 reg [1:0] state;
120 reg [1:0] next_state;
121
122 always @(posedge clk) begin
123     if (reset)
124         state = IDLE;
125     else
126         state = next_state;
127
128
129     case (state)
130         IDLE: begin
131             enable_cnt = 0;
132             enable_shift = 0;
133
134             if (ready_state)
135                 next_state = TRANSFER;
136             else
137                 next_state = IDLE;
138         end
139
140         TRANSFER: begin
141             enable_cnt = 1;
142             enable_shift = 1;
143             if (bit_cnt == 4'b1000) begin
144                 enable_cnt = 0;
145                 enable_shift = 0;
146                 next_state = IDLE;
147             end
148         end
149
150         default: next_state = IDLE;
151     endcase
152 end
153 endmodule

```

FSM master



BIBLIOGRAPHY



<https://forum.digikey.com/t/implementing-a-robust-microcontroller-to-fpga-spi-interface-part-2-protocol-definition>

<https://www.fpga4student.com/p/fpga-projects.html>

<https://www.xilinx.com/products/boards-and-kits/1-54wqge.html>

<https://chatgpt.com>





THANK YOU

