



Our team



Andrei Popa

Student



Mădălina Mihălucă

Student



Alexandru Antoci

Student




Table of Contents

- What is a SPI
- About Vivado
- About Verilog
- Vivado Workflow
- Block Diagram
- Internal Structure
- Basys 3Board


- Block Diagram
- Internal Structure
- Simulation
 Waveform
- Code
- Bibliography





SPI, or Serial Peripheral Interface, is a communication protocol used to transfer data between a microcontroller and peripheral devices. It enables fast, synchronous data exchange using four main signals:

- MOSI (Master Out Slave In): Sends data from the master device to the slave.
- MISO (Master In Slave Out): Sends data from the slave device back to the master.
- SCK (Serial Clock): Provides the clock signal from the master to synchronize data transfer.
- SS/CS (Slave Select/Chip Select): Selects the slave device that the master communicates with.





Smartphones

SPI is commonly used to connect the main processor with various peripherals such as touchscreens, fingerprint sensors, and memory modules.

Gaming consoles

The PlayStation 5's DualSense controller utilizes SPI to relay data from the controller to the console, enabling responsive haptic feedback and adaptive trigger functionalities.

Smart home Devices


Smart home devices also benefit from SPI's robust communication capabilities. Smart thermostats, security cameras, and home automation hubs often use SPI to facilitate communication between the central processor and various peripheral components.



About vivado

Vivado is a software program developed by Xilinx for designing and programming programmable logic circuits, such as FPGAs. It is used by engineers to create, simulate, verify, and implement complex digital designs on hardware.

The main languages supported by Vivado are: VHDL, Verilog, SystemVerilog, C/C++.







VIVADO WORKFLOW

Simulation

Simulation means testing and verifying the digital design, without actually building the physical circuit, to ensure it functions as expected before its real-world implementation.

Synthesis identifies synthesis errors and transforms the design described in a hardware description language into a concrete physical circuit...

Generate Bitstream refers to the process of creating a bitstream file from a hardware design, which is then used to program a programmable logic device such as an FPGA.

Synthesis


Implementation

Generate Bitstream

Open Hardware manager

This step includes placing and routing the circuit generated by synthesis, ensuring that the design aligns with the available hardware resources.

This step establishes the connection to the hardware resource, in our case, the Basys 3 FPGA.




We have chosen to implement the project using the Verilog.


Verilog is a hardware description language used to model and simulate digital circuits. It is widely used in the development of integrated systems and FPGA design.

Verilog allows for the description of both the behavior and the structure of circuits, providing a way to describe and simulate the circuit before physically implementing it.


BASYS 3 BOARD




BLOCK DIAGRAM




MASTER INTERNAL STRUCTURE



SIMULATION-WAVEFORM




C e



```
// Counter Module
module counter (
    input clk,
                                            //clock signal
    input reset,
                                            //reset
    input enable,
                                            //enable counting
    output reg [3:0] out_cnt
                                            //output
    always @(posedge clk or posedge reset) begin
        if (reset)
            out cnt <= 4'b00000;
        else if (enable) begin
            if (out_cnt == 4'bl000)
                out cnt <= 0;
            else
                out cnt <= out_cnt + 1;
        end
    end
endmodule
```

```
//Sfhift register module for master
      module shift_register_master(
           input clk,
                                                  // clock signal
 78
 79
          input reset,
                                                  // reset
 90
          input enable,
                                                  // enable shifting
                                                  // input from slave
           input miso,
          input pl,
                                                  //paralel load control signal
          input [7:0] data_in,
                                                  //paralel load data
 84
           output reg mosi,
                                                  // output
 95
                                                  // signal used for debug and display on board
           output reg [7:0] data_out
 86
      );
 87 :
           always @(posedge clk or posedge reset) begin
               if (reset) begin
 99
                   data_out <= 8'b0;</pre>
 90
 91
                   mosi <= 1'b0;
 92
               end
 93
 94
               else if(pl) begin
 95
                   data_out= data_in;
 96
               end
 97
 98
               else if (enable) begin
                   data_out <= {data_out[6:0], miso};</pre>
 99
100
                   mosi <= data_out[7];</pre>
                                          // assign the MSB to the output
101
               end
102
           end
103
      endmodule
```



```
//FSM module for master
105
106
      module fsm master (
          input clk,
107
          input reset,
108
109
          input ready_state,
          input [3:0] bit_cnt,
110
111
112
          output reg enable cnt,
113 !
          output reg enable shift
114 );
          // State definitions
115 '
          parameter IDLE = 2'b00,
116
117
                    TRANSFER = 2'b01;
118
119
          reg [1:0] state;
120
          reg [1:0] next_state;
121
          always @(posedge clk) begin
122
              if (reset)
123
124
                  state = IDLE;
125
              else
126
                  state = next state;
127 '
```

FSM master

151

152


153


end

endmodule

```
//clock signal
 //reset
 //start the data transmission process
 //input from counter
 //control signal used for enabling the counter
//control signal used for enabling the shift register
     127
     129
                   case (state)
                       IDLE: begin
     129
                           enable cnt = 0;
     130
     131
                           enable shift = 0;
     132
     133
                           if (ready state)
     134
                               next state = TRANSFER;
     135
                           else
                               next state = IDLE;
     136
     137
                       end
     138
                       TRANSFER: begin
     139
     140
                          enable cnt = 1;
                          enable shift = 1;
     141
     142
                          if (bit cnt == 4'bl000) begin
                             enable cnt = 0;
     143
     144
                             enable shift = 0;
                             next state = IDLE;
     145
     146
                          end
     147
                       end
     148
     149
                       default: next state = IDLE;
     150
                   endcase
```







https://forum.digikey.com/t/implementing-a-robustmicrocontroller-to-fpga-spi-interface-part-2-protocoldefinition

https://www.fpga4student.com/p/fpga-projects.html

https://www.xilinx.com/products/boards-and-kits/1-54wqge.html

https://chatgpt.com

