ELC 2137 Lab 05: Intro to Verilog

Maddie Vorhies

September 30, 2020

Summary


In this lab, the goal was to get familiar with Verilog and be able to produce a halfadder, fulladder, and an adder/subtractor within Verilog. For this lab it was very important to keep my files organized and adhere to the given folder structure. To begin, I created an RTL project with Basys3 as my default board. The first circuit that I created was a halfadder. For this circuit, as well as the remaining circuits, the file type is system verilog and the location is the Lab05 folder within the correct repository. To create the halfadder, I added two sources. The first source was the design source, which is what I used to build the halfadder, and the second source was the simulation source, which is what I used to test the halfadder. I also did this for the remaining circuits. The only difference is that I put each simultion source in a different foulder. A halfadder consists of two inputs a and b, and two outputs c and s. I then assigned c = a AND b and s = a XOR b. Now that the half adder is build, I created a simulation source that told vivado where to plug in wires and what inputs to test out. I went through the same process with the remaining circuits. Overall, my results seemed to be successful as my values matched with the expected values.


Q&A

- 1. What is one thing that you still don't understand about verilog?
- I have trouble figuring out the error messages. When I run a simulation and it produces an error message, it takes me a while to figure out what the error actually is. Some of the errors are easy to fix, once I figure out what the porblem is. Other errors are harder to fix even after I find out what is causing the error. I feel like if I were to have a stronger base in verilog, I would either have fewer error messages or I would have a better understanding on how to fix them.
- 2. The results of the halfadder, fulladder, and the addsub all match the expected output results.

Results

halfadder





 ${\bf Block\ Diagrams}$

Time (ns)	0	10	20	30
a	0	1	0	1
b	0	0	1	1
С	0	0	0	1
\mathbf{s}	0	1	1	0




Figure 1: Simulation Waveform and ERT of Halfadder

Time (ns)	0	10	20	30	40	50	60	70
a	0	1	0	1	0	1	0	1
b	0	0	1	1	0	0	1	1
cin	0	0	0	0	1	1	1	1
cout	0	0	0	1	0	1	1	1
sout	0	1	1	0	1	0	0	1



Figure 2: Simulation Waveform and ERT of Fulladder

Time (ns)	0	10	20	30	40	50	60	70	80	90	100	110
a1	0	0	0	0	1	1	0	0	0	0	1	1
a0	0	0	0	1	0	0	0	0	0	1	0	0
b1	0	1	1	0	0	0	0	1	1	0	0	0
b0	1	0	1	1	1	0	1	0	1	1	1	0
mode	0	0	0	0	0	0	1	1	1	1	1	1
s1	1	0	1	0	1	0	1	0	1	0	1	0
s2	0	1	1	1	1	1	1	1	0	0	0	1
cout	0	0	0	0	0	0	1	1	1	0	0	0



Figure 3: Simulation Waveform and ERT of AddSub

Code

```
module halfadder (
   input a,
   input b,
   output c,
   output s
   );
   assign c = a \& b;
   assign s = a \hat{b};
endmodule
module halfadder_test();
   reg a1, b1;
   wire c1, s1;
   halfadder dut (
      . a (a1),
      .b(b1),
      . c (c1),
      .s(s1)
   );
   initial begin
      a1 = 0; b1 = 0; #10;
      a1 = 1; b1 = 0; #10;
      a1 = 0; b1 = 1; #10;
      a1 = 1; b1 = 1; #10;
      $finish;
   end
endmodule
module fulladder (
   input ain,
   input bin,
   input cin,
   output cout,
```

```
output sout
   );
   wire c1, c2, s1;
   halfadder HA1 (
      .a(ain),
      .b(bin),
      .c(c1),
      . s (s1)
   );
   halfadder HA2 (
      .a(s1),
      .b(cin),
      . c (c2),
      .s(sout)
   );
   assign cout = c1 \hat{c}2;
endmodule
module fulladder_test();
   reg ain_t, bin_t, cin_t;
   wire cout_t, sout_t;
   fulladder dut (
      .ain(ain_t),
      .bin(bin_t),
      . cin(cin_t),
      . cout(cout_t),
      . sout (sout_t)
   );
   initial begin
      cin_t = 0; bin_t = 0; ain_t = 0; #10;
      cin_t = 0; bin_t = 0; ain_t = 1; #10;
      cin_t = 0; bin_t = 1; ain_t = 0; #10;
      cin_t = 0; bin_t = 1; ain_t = 1; #10;
      cin_t = 1; bin_t = 0; ain_t = 0; #10;
      cin_t = 1; bin_t = 0; ain_t = 1; #10;
      cin_t = 1; bin_t = 1; ain_t = 0; #10;
      cin_t = 1; bin_t = 1; ain_t = 1; #10;
```

```
$finish;
   end
endmodule
module addsub (
   input [1:0] a, b,
   input mode,
   output [1:0] sum,
   output cbout
   );
   wire c1, c2;
   wire [1:0] b_n;
   assign b_n[0] = b[0] mode;
   assign b_n[1] = b[1] mode;
   fulladder FA1 (
      . ain(a[0]), . bin(b_n[0]), . cin(mode),
      . \cot(c1), . \cot(\sin[0])
   );
   fulladder FA2 (
      . ain(a[1]), . bin(b_n[1]), . cin(c1),
      . \cot(c2), . \cot(\sin[1])
   );
   assign cbout = c2 ^{\circ} mode;
endmodule
module addsub_test();
   reg [1:0] a_t, b_t;
   reg mode_t;
   wire [1:0] sum_t;
   wire cbout_t;
   addsub dut (
      . a (a_t),
      .b(b_{-}t),
      . mode(mode_t),
```

```
. sum(sum_t),
      .cbout(cbout_t)
   );
   initial begin
      mode_{-}t = 0; a_{-}t [1] = 0; a_{-}t [0] = 0; b_{-}t [1] = 0; b_{-}t [0] = 1; #10;
      mode_t = 0; a_t[1] = 0; a_t[0] = 0; b_t[1] = 1; b_t[0] = 0; #10;
      mode_t = 0; a_t[1] = 0; a_t[0] = 0; b_t[1] = 1; b_t[0] = 1; #10;
      mode_t = 0; a_t[1] = 0; a_t[0] = 1; b_t[1] = 0; b_t[0] = 1; #10;
      mode_t = 0; a_t[1] = 1; a_t[0] = 0; b_t[1] = 0; b_t[0] = 1; #10;
      mode_{-}t = 0; a_{-}t[1] = 1; a_{-}t[0] = 0; b_{-}t[1] = 0; b_{-}t[0] = 0; #10;
      mode_{-}t = 1; a_{-}t[1] = 0; a_{-}t[0] = 0; b_{-}t[1] = 0; b_{-}t[0] = 1; #10;
      mode_t = 1; a_t[1] = 0; a_t[0] = 0; b_t[1] = 1; b_t[0] = 0; #10;
      mode_{-}t = 1; a_{-}t[1] = 0; a_{-}t[0] = 0; b_{-}t[1] = 1; b_{-}t[0] = 1; #10;
      mode_t = 1; a_t[1] = 0; a_t[0] = 1; b_t[1] = 0; b_t[0] = 1; #10;
      mode_t = 1; a_t[1] = 1; a_t[0] = 0; b_t[1] = 0; b_t[0] = 1; #10;
      mode_t = 1; a_t[1] = 1; a_t[0] = 0; b_t[1] = 0; b_t[0] = 0; #10;
      $finish;
   end
endmodule
```