ATIGADDA MADHAN KUMAR

Design and Verification Engineer

<u>+916304671102</u>

India

@ madhankumar5331@gmail.com

∂ https://www.linkedin.com/in/atigaddamadhan-kumar-vlsienthusiast

EDUCATION

M.Tech (VLSI)

Gitam University

B.Tech

AP IIIT RGUKT RK VALLEY

iii 2020 - 2024 ♀ Kadapa

· Electronics and Communication Engineering

KEY ACHIEVEMENTS



NMMS SCHOLARSHIP

Prepared myself for 1 month on solving Aptitude, Reasoning, English Vocabulary, Verbal Ability etc and then resulted as One of the toppers in my Mandal.



Got Selected For IIIT

I worked hard during my SSC and then got highest CGPA in Public Examinations resulting in getting selected for 6-year Integrated B.Tech Programme at AP IIIT RGUKT RK VALLEY.

PASSIONS

Cricket

Design and Verification



Design For Testability



Digital Design

Meditation



Low Power Design
Watching movies



Workouts



Design and Verification of Router1x8

I implemented simple 1×8 router design using Verilog.

 Router routes the data from source to one of the eight destinations. It includes some internal modules like FIFO, Synchronizer, FSM, Register.

Verification of Dual Port Ram

苗 2024 👂 Kadapa

My role is completely writing the design using System Verilog

- This Project is aimed to verify Dual Port Ram using System Verilog by implementing a TB environment.
- This project gave me some realtime Verification Engineer Industry work experience

Design and Verification of RISC Processor

I implemented the complete processor with pipelining process

· This project is aimed to implement RiSC Processor using Pipelining

SUMMARY

I am a Advanced VLSI Design and Verification Trainee at Maven Silicon and also an M.tech student at Gitam University.

I am very passionate to learn new technologies and advancements in VLSI domain and to contribute my knowledge and skillset in an semiconductor industry.

TRAINING / COURSES

Advanced VLSI Design and Verification

Maven Silicon

Frontend VLSI Design and Verification using Verilog

Suretrust

SKILLS

Verilog Digital Design				
System Verilog		Verification		CRCDV
RTL Design S		thesis CMOS		6
Code Coverage Functional Coverage				
UVM S	VA L	inting_	PERL	Linux
TCL				
Modelsim QuartusPrime				
Xilinx Vivado Synopsys VCS				
Questa Sim Mobaxterm				
Adaptability Team Building				
Decision Making Critical Thinking				

CERTIFICATIONS

Problem Solving



Frontend Design and Verification using Verilog

I had got hands on experience writing Verilog designs and Testbenches



System On Chip Design

I learnt about realtime VLSI Technology how it works.