

#### COMPUTER ORGANIZATION AND DESIGN

The Hardware/Software Interface



# Chapter 2

# Instructions: Language of the Computer

### **Instruction Set**

- The repertoire of instructions of a computer
- Different computers have different instruction sets
  - But with many aspects in common
- Early computers had very simple instruction sets
  - Simplified implementation
- Many modern computers also have simple instruction sets



### The RISC-V Instruction Set

- Used as the example throughout the book
- Developed at UC Berkeley as open ISA
- Now managed by the RISC-V Foundation (<u>riscv.org</u>)
- Typical of many modern ISAs
  - See RISC-V Reference Data tear-out card
- Similar ISAs have a large share of embedded core market
  - Applications in consumer electronics, network/storage equipment, cameras, printers, ...

### **Arithmetic Operations**

- Add and subtract, three operands
  - Two sources and one destination
  - add a, b, c // a gets b + c
- All arithmetic operations have this form
- Design Principle 1: Simplicity favours regularity
  - Regularity makes implementation simpler
  - Simplicity enables higher performance at lower cost

### **Arithmetic Example**

C code:

```
f = (g + h) - (i + j);
```

Compiled RISC-V code:

```
add t0, g, h // temp t0 = g + h add t1, i, j // temp t1 = i + j add f, t0, t1 // f = t0 - t1
```

### Register Operands

- Arithmetic instructions use register operands
- RISC-V has a 32 x 64-bit register file
  - Use for frequently accessed data
  - 64-bit data is called a "doubleword"
    - 32 x 64-bit general purpose registers x0 to x31
  - 32-bit data is called a "word"
- Design Principle 2: Smaller is faster
  - c.f. main memory: millions of locations



# **RISC-V Registers**

- x0: the constant value 0
- x1: return address
- x2: stack pointer
- x3: global pointer
- x4: thread pointer
- x5 x7, x28 x31: temporaries
- x8: frame pointer
- x9, x18 x27: saved registers
- x10 x11: function arguments/results
- x12 x17: function arguments



# Register Operand Example

C code:

$$f = (g + h) - (i + j);$$
  
• f, ..., j in x19, x20, ..., x23

Compiled RISC-V code:

```
add x5, x20, x21
add x6, x22, x23
sub x19, x5, x6
```

### **Memory Operands**

- Main memory used for composite data
  - Arrays, structures, dynamic data
- To apply arithmetic operations
  - Load values from memory into registers
  - Store result from register to memory
- Memory is byte addressed
  - Each address identifies an 8-bit byte
- RISC-V is Little Endian
  - Least-significant byte at least address of a word
  - c.f. Big Endian: most-significant byte at least address
- RISC-V does not require words to be aligned in memory
  - Unlike some other ISAs



### **Memory Operand Example**

C code:

```
A[12] = h + A[8];
```

- h in x21, base address of A in x22
- Compiled RISC-V code:
  - Index 8 requires offset of 64
    - 8 bytes per doubleword

```
1d x9, 64(x22)
add x9, x21, x9
sd x9, 96(x22)
```

### Registers vs. Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
  - More instructions to be executed
- Compiler must use registers for variables as much as possible
  - Only spill to memory for less frequently used variables
  - Register optimization is important!



### **Immediate Operands**

 Constant data specified in an instruction addi x22, x22, 4

- Make the common case fast
  - Small constants are common
  - Immediate operand avoids a load instruction

# **Unsigned Binary Integers**

Given an n-bit number

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: 0 to +2<sup>n</sup> 1
- Example
  - $0000 0000 \dots 0000 1011_2$ = 0 + ... + 1×2<sup>3</sup> + 0×2<sup>2</sup> +1×2<sup>1</sup> +1×2<sup>0</sup>
    = 0 + ... + 8 + 0 + 2 + 1 = 11<sub>10</sub>
- Using 64 bits: 0 to +18,446,774,073,709,551,615

### **2s-Complement Signed Integers**

Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range:  $-2^{n-1}$  to  $+2^{n-1}-1$
- Example
  - 1111 1111 ... 1111  $1100_2$ =  $-1 \times 2^{31} + 1 \times 2^{30} + ... + 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0$ =  $-2,147,483,648 + 2,147,483,644 = -4_{10}$
- Using 64 bits: −9,223,372,036,854,775,808 to 9,223,372,036,854,775,807

### **2s-Complement Signed Integers**

- Bit 63 is sign bit
  - 1 for negative numbers
  - 0 for non-negative numbers
- $-(-2^{n-1})$  can't be represented
- Non-negative numbers have the same unsigned and 2s-complement representation
- Some specific numbers
  - 0: 0000 0000 ... 0000
  - —1: 1111 1111 ... 1111
  - Most-negative: 1000 0000 ... 0000
  - Most-positive: 0111 1111 ... 1111



# Signed Negation

- Complement and add 1
  - Complement means 1 → 0, 0 → 1

$$x + \overline{x} = 1111...111_2 = -1$$
  
 $\overline{x} + 1 = -x$ 

Example: negate +2

$$- +2 = 0000 \ 0000 \ \dots \ 0010_{two}$$

$$-2 = 1111 \ 1111 \ \dots \ 1101_{two} + 1$$
  
= 1111 \ 1111 \ \dots \ 1110\_{two}

# Sign Extension

- Representing a number using more bits
  - Preserve the numeric value
- Replicate the sign bit to the left
  - c.f. unsigned values: extend with 0s
- Examples: 8-bit to 16-bit
  - +2: 0000 0010 => 0000 0000 0000 0010
  - -2: 1111 1110 => 1111 1111 1111 1110
- In RISC-V instruction set
  - 1b: sign-extend loaded byte
  - 1bu: zero-extend loaded byte



### Representing Instructions

- Instructions are encoded in binary
  - Called machine code
- RISC-V instructions
  - Encoded as 32-bit instruction words
  - Small number of formats encoding operation code (opcode), register numbers, ...
  - Regularity!



### Hexadecimal

- Base 16
  - Compact representation of bit strings
  - 4 bits per hex digit

0	0000	4	0100	8	1000	С	1100
1	0001	5	0101	9	1001	d	1101
2	0010	6	0110	а	1010	е	1110
3	0011	7	0111	b	1011	f	1111

- Example: eca8 6420
  - 1110 1100 1010 1000 0110 0100 0010 0000

### **RISC-V R-format Instructions**

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

#### Instruction fields

- opcode: operation code
- rd: destination register number
- funct3: 3-bit function code (additional opcode)
- rs1: the first source register number
- rs2: the second source register number
- funct7: 7-bit function code (additional opcode)



### R-format Example

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

add x9, x20, x21

0	21	20	0	9	51
0000000	10101	10100	000	01001	0110011

0000 0001 0101 1010 0000 0100 1011  $0011_{two} = 015A04B3_{16}$ 

### **RISC-V I-format Instructions**

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

- Immediate arithmetic and load instructions
  - rs1: source or base address register number
  - immediate: constant operand, or offset added to base address
    - 2s-complement, sign extended
- Design Principle 3: Good design demands good compromises
  - Different formats complicate decoding, but allow 32-bit instructions uniformly
  - Keep formats as similar as possible


### **RISC-V S-format Instructions**


imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

- Different immediate format for store instructions
  - rs1: base address register number
  - rs2: source operand register number
  - immediate: offset added to base address
    - Split so that rs1 and rs2 fields always in the same place

# **Stored Program Computers**

#### **The BIG Picture**





- Instructions represented in binary, just like data
- Instructions and data stored in memory
- Programs can operate on programs
  - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
  - Standardized ISAs

# **Logical Operations**

Instructions for bitwise manipulation

Operation	С	Java	RISC-V
Shift left	<<	<<	slli
Shift right	>>	>>>	srli
Bit-by-bit AND	&	&	and, andi
Bit-by-bit OR			or, ori
Bit-by-bit XOR	^	^	xor, xori
Bit-by-bit NOT	~	~	

 Useful for extracting and inserting groups of bits in a word



### **Shift Operations**


funct6	immed	rs1	funct3	rd	opcode
6 bits	6 bits	5 bits	3 bits	5 bits	7 bits

- immed: how many positions to shift
- Shift left logical
  - Shift left and fill with 0 bits
  - slli by i bits multiplies by 2i
- Shift right logical
  - Shift right and fill with 0 bits
  - srli by i bits divides by 2i (unsigned only)

### **AND Operations**

- Useful to mask bits in a word
  - Select some bits, clear others to 0

and x9, x10, x11



### **OR Operations**

- Useful to include bits in a word
  - Set some bits to 1, leave others unchanged

```
or x9, x10, x11
```



### **XOR Operations**

- Differencing operation
  - Set some bits to 1, leave others unchanged

```
xor x9, x10, x12 // NOT operation
```

```
x10
x12
    11111111
           11111111
                 11111111
                        11111111
                               11111111
                                     11111111
                                            11111111
                                                   11111111
    11111111
                        11111111
                               11111111
                                            11110010 00111111
           11111111 11111111
                                     11111111
x9
```

### **Conditional Operations**

- Branch to a labeled instruction if a condition is true
  - Otherwise, continue sequentially
- beq rs1, rs2, L1
  - if (rs1 == rs2) branch to instruction labeled L1
- bne rs1, rs2, L1
  - if (rs1 != rs2) branch to instruction labeled L1




### **Compiling If Statements**

C code:

```
if (i==j) f = g+h;
else f = g-h;
```

- f, g, ... in x19, x20, ...
- Compiled RISC-V code:



```
bne x22, x23, Else
add x19, x20, x21
beq x0,x0,Exit // unconditional
```

Else: sub x19, x20, x21

Exit: ... ←

Assembler calculates addresses

### **Compiling Loop Statements**

C code:

```
while (save[i] == k) i += 1;
```


- i in x22, k in x24, address of save in x25
- Compiled RISC-V code:

```
Loop: slli x10, x22, 3
add x10, x10, x25
ld x9, 0(x10)
bne x9, x24, Exit
addi x22, x22, 1
beq x0, x0, Loop
Exit: ...
```



### **Basic Blocks**

- A basic block is a sequence of instructions with
  - No embedded branches (except at end)
  - No branch targets (except at beginning)



- A compiler identifies basic blocks for optimization
- An advanced processor can accelerate execution of basic blocks

# **More Conditional Operations**

- blt rs1, rs2, L1
  - if (rs1 < rs2) branch to instruction labeled L1</p>
- bge rs1, rs2, L1
  - if (rs1 >= rs2) branch to instruction labeled L1
- Example
  - if (a > b) a += 1;
  - a in x22, b in x23
     bge x23, x22, Exit // branch if b >= a
     addi x22, x22, 1

#### Exit:



# Signed vs. Unsigned

- Signed comparison: blt, bge
- Unsigned comparison: bltu, bgeu
- Example
  - $\mathbf{x}$   $\mathbf{x}$   $\mathbf{x}$   $\mathbf{x}$   $\mathbf{z}$   $\mathbf{z}$
  - $x23 = 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001$
  - x22 < x23 // signed
    -1 < +1</pre>
  - x22 > x23 // unsigned
    - +4,294,967,295 > +1

### **Procedure Calling**

- Steps required
  - 1. Place parameters in registers x10 to x17
  - 2. Transfer control to procedure
  - 3. Acquire storage for procedure
  - 4. Perform procedure's operations
  - 5. Place result in register for caller
  - 6. Return to place of call (address in x1)

#### **Procedure Call Instructions**

- Procedure call: jump and link jal x1, ProcedureLabel
  - Address of following instruction put in x1
  - Jumps to target address
- Procedure return: jump and link register jalr x0, 0(x1)
  - Like jal, but jumps to 0 + address in x1
  - Use x0 as rd (x0 cannot be changed)
  - Can also be used for computed jumps
    - e.g., for case/switch statements



## Leaf Procedure Example

C code:

```
long long int leaf_example (
    long long int g, long long int h,
    long long int i, long long int j) {
    long long int f;
    f = (g + h) - (i + j);
    return f;
}
```

- Arguments g, ..., j in x10, ..., x13
- f in x20
- temporaries x5, x6
- Need to save x5, x6, x20 on stack



# Leaf Procedure Example

#### RISC-V code:

#### leaf\_example:

```
addi sp,sp,-24
x5,16(sp)
x6,8(sp)
x20,0(sp)
add x5,x10,x11
add x6, x12, x13
sub x20, x5, x6
addi x10, x20,0
1d \times 20,0(sp)
1d \times 6.8(sp)
1d x5, 16(sp)
addi sp, sp, 24
jalr x0,0(x1)
```

Save x5, x6, x20 on stack

$$x5 = g + h$$

$$x6 = i + j$$


$$f = x5 - x6$$

copy f to return register

Resore x5, x6, x20 from stack

Return to caller

## **Local Data on the Stack**



## Register Usage

- x5 x7, x28 x31: temporary registers
  - Not preserved by the callee

- x8 x9, x18 x27: saved registers
  - If used, the callee saves and restores them

## **Non-Leaf Procedures**

- Procedures that call other procedures
- For nested call, caller needs to save on the stack:
  - Its return address
  - Any arguments and temporaries needed after the call
- Restore from the stack after the call

## Non-Leaf Procedure Example

C code:

```
long long int fact (long long int n)
{
  if (n < 1) return (1);
  else return n * fact(n - 1);
}</pre>
```

- Argument n in x10
- Result in x10

## Leaf Procedure Example


#### RISC-V code:

```
fact:
     addi sp,sp,-16
                                      Save return address and n on stack
     x1,8(sp)
     x10.0(sp)
     addi x5,x10,-1
                                     x5 = n - 1
                                     if n >= 1, go to L1
     bge x5,x0,L1
     addi x10, x0, 1
                                     Else, set return value to 1
     addi sp, sp, 16
                                     Pop stack, don't bother restoring values
     jalr x0,0(x1)
                                     Return
L1: addi x10,x10,-1
                                     n = n - 1
     jal x1, fact
                                     call fact(n-1)
     addi x6,x10,0
                                     move result of fact(n - 1) to x6
     1d \times 10,0(sp)
                                     Restore caller's n
     1d \times 1,8(sp)
                                     Restore caller's return address
     addi sp, sp, 16
                                     Pop stack
     mul x10,x10,x6
                                     return n * fact(n-1)
     jalr x0,0(x1)
                                     return
```




## **Memory Layout**

- Text: program code
- Static data: global variables
  - e.g., static variables in C, constant arrays and strings
  - x3 (global pointer)
     initialized to address
     allowing ±offsets into this
     segment
- Dynamic data: heap
  - E.g., malloc in C, new in Java
- Stack: automatic storage



## **Local Data on the Stack**



- Local data allocated by callee
  - e.g., C automatic variables
- Procedure frame (activation record)
  - Used by some compilers to manage stack storage



## **Byte/Halfword/Word Operations**

- RISC-V byte/halfword/word load/store
  - Load byte/halfword/word: Sign extend to 64 bits in rd
    - lb rd, offset(rs1)
    - The rd, offset(rs1)
    - lw rd, offset(rs1)
  - Load byte/halfword/word unsigned: Zero extend to 64 bits in rd
    - lbu rd, offset(rs1)
    - lhu rd, offset(rs1)
    - lwu rd, offset(rs1)
  - Store byte/halfword/word: Store rightmost 8/16/32 bits
    - sb rs2, offset(rs1)
    - sh rs2, offset(rs1)
    - sw rs2, offset(rs1)



# **String Copy Example**

#### C code:

Null-terminated string

```
void strcpy (char x[], char y[])
{    size_t i;
    i = 0;
    while ((x[i]=y[i])!='\0')
        i += 1;
}
```

## **String Copy Example**

#### RISC-V code:

```
strcpy:
   addi sp,sp,-8
                     // adjust stack for 1 doubleword
   sd x19,0(sp) // push x19
   add x19, x0, x0 // i=0
L1: add x5,x19,x10  // x5 = addr of y[i]
   1bu x6,0(x5) // x6 = y[i]
   add x7,x19,x10 // x7 = addr of x[i]
   x6,0(x7)
                     // x[i] = y[i]
   beq x6, x0, L2
                     // if y[i] == 0 then exit
   addi x19, x19, 1 // i = i + 1
   jal x0,L1
                     // next iteration of loop
L2: 1d \times 19,0(sp) // restore saved x19
   addi sp,sp,8
                     // pop 1 doubleword from stack
                     // and return
   jalr x0,0(x1)
```

### **32-bit Constants**

- Most constants are small
  - 12-bit immediate is sufficient
- For the occasional 32-bit constant luird, constant
  - Copies 20-bit constant to bits [31:12] of rd
  - Extends bit 31 to bits [63:32]
  - Clears bits [11:0] of rd to 0


```
lui x19, 976 // 0x003D0
```

```
addi x19,x19,128 // 0x500
```



## **Branch Addressing**


- Branch instructions specify
  - Opcode, two registers, target address
- Most branch targets are near branch
  - Forward or backward
- SB format:



- PC-relative addressing
  - Target address = PC + immediate x 2

## **Jump Addressing**

- Jump and link (jal) target uses 20-bit immediate for larger range
- UJ format:



- For long jumps, eg, to 32-bit absolute address
  - lui: load address[31:12] to temp register
  - jalr: add address[11:0] and jump to target



# **RISC-V Addressing Summary**

1. Immediate addressing immediate rs1 |funct3| rd op 2. Register addressing funct7 rs2 rs1 |funct3| rd op Registers Register 3. Base addressing immediate | rs1 |funct3| rd op Memory Register Byte Halfword Word Doubleword + 4. PC-relative addressing rs1 |funct3|imm| rs2 op imm Memory PC Word



# **RISC-V Encoding Summary**

Name	nme Field						Comments	
(Field Size)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits		
R-type	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic instruction format	
I-type	immediate[11:0]		rs1	funct3	rd	opcode	Loads & immediate arithmetic	
S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode	Stores	
SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode	Conditional branch format	
UJ-type	immediate[20,10:1,11,19:12]				rd	opcode	Unconditional jump format	
U-type	immediate[31:12]				rd	opcode	Upper immediate format	

## **RISC-V Instruction Set**

#### **Core Instruction Formats**

31 27 26 25	24 20	19 15	14 12	11 7	6 0	0.0
funct7	rs2	rsi	funct3	rd	opcode	Retype
imm[11:	)]:	rs1	funct3	rd	opcode	1-type
imm[11:5]	rs2	rs1	funct3	Imm[4:0]	opcode	S-type
imm[12]10:5]	rs2	rsi	funct3	imm[4:1 11]	opcode	B-type
	imm[31	:12]		rd	opcode	U-rype
imr	n[20 10:1	11[19:12]		rd	opcode	J-type

#### **RV32I Base Integer Instructions**

Inst	Name	FMT	Opcode	funct3	funct7	Description (C)	Note
add	ADD	R	0110011	0x0	0x80	rd = rs1 + rs2	11110000
sub	SUB	R	0110011	0x0	8x28	rd = rs1 - rs2	
xor	XOR	R	0110011	0×4	0x00	rd = rs1 * rs2	
or	OR	R	0110011	0x6	0x80	rd = rs1   rs2	
and	AND	R	0110011	0×7	0x00	rd = rs1 & rs2	
511	Shift Left Logical	R	0110011	0x1	0x80	rd = rs1 << rs2	
srl	Shift Right Logical	R	0110011	0x5	0x00	rd = rs1 >> rs2	
sra	Shift Right Arith*	R	0110011	0x5	0x20	rd = rs1 >> rs2	msb-extends
slt	Set Less Than	R	0110011	0x2	0x80	rd = (rs1 < rs2)?1:0	AT AT
sltu	Set Less Than (U)	R	0110011	0x3	0x00	rd = (rs1 < rs2)?1:0	zero-extends
add1	ADD Immediate	T	0010011	0x0		rd = rst = imm	
xori	XOR Immediate	1	0010011	8x4		rd = rs1 " imm	
ori	OR Immediate	T	0010011	0x6		rd = rs1   imm	
andi	AND Immediate	1	0810811	0x7		rd = rs1 & imm	
slli	Shift Left Logical Imm	1	9819811	8x1	imm[5:11]=0x00	rd = rs1 << imm[0:4]	
srli	Shift Right Logical Imm	T	0010011	0x5	Imm[5:11]=0x00	rd = rs1 >> imm[8:4]	
srai	Shift Right Arith Imm	1	0810811	Øx5	imm[5:11]=0x20	rd = rs1 >> imm[0:4]	msb-extends
slti	Set Less Than Imm	1	0010011	0x2	- Marriana	rd = (rst < imm)?1:0	
sltiu	Set Less Than Imm (U)	1	0010011	0x3		rd = (rs1 < imm)?1:0	zero-extends
1b	Load Byte	1	0000011	0x0		rd = M[rs1+imm][0:7]	
1h	Load Half	1	0000011	0x1		rd = M[rs1+imm][0:15]	
lw	Load Word	1	0000011	0x2		rd = M[rs1+imm](0:31)	
1bu	Load Byte (U)	-1	0000011	0x4		rd = M[rs1+imm][0:7]	zero-extends
1hu	Load Half (U)	1	0000011	0x5		rd = M[rs1+imm][0:15]	zero-extends
sb	Store Byte	S	0100011	0x0		M[rs1+imm][0:7] = rs2[0:7]	
sh	Store Half	S	0100011	0x1		M[rs1+imm][0:15] = rs2[0:15]	
SW	Store Word	S	0100011	0×2		M[rs1+imm][0:31] = rs2[0:31]	
beq	Branch ==	В	1100011	0x0		if(rs1 == rs2) PC += 1mm	
bne	Branch !=	В	1100011	0x1		if(rs1 != rs2) PC += imm	
blt	Branch <	B	1100011	8x4		if(rs1 < rs2) PC += imm	
bge	Branch ≥	В	1100011	0x5		if(rs1 >= rs2) PC += 1mm	
bltu	Branch < (U)	В	1100011	0x6		if(rs1 < rs2) PC += 1mm	zero-extends
bgeu	Branch ≥ (U)	B	1100011	0x7		if(rs1 >= rs2) PC += imm	zero-extends
jal	Jump And Link	J	1101111			rd = PC+4; PC += imm	
jalr	Jump And Link Reg	1	1100111	0×0		rd = PC+4; PC = rs1 + imm	
lui	Load Upper Imm	U	0110111			rd = imm << 12	
auipc	Add Upper Imm to PC	U	0010111			rd = PC + (imm << 12)	
ecall	Environment Call	1	1110011	0x8	Imm=0x0	Transfer control to 05	
ebreak	Environment Break	1	1110011	0x0	imm=8x1	Transfer control to debugger	

## **RISC-V Arithmetic Instructions**

Mnemonic	Instruction	Type	Description		
ADD rd, rs1, rs2	Add	R	rd + rs1 + rs2		
SUB rd, rs1, rs2	Subtract	R	rd ← rs1 - rs2		
ADDI rd, rs1, imm12	Add immediate	1	rd ← rs1 + imm12		
SLT rd, rs1, rs2	Set less than	R	rd + rs1 < rs2 ? 1 : 0		
SLTI rd, rs1, imm12	Set less than immediate	1	rd ← rs1 < imm12 ? 1 : 0		
SLTU rd, rs1, rs2	Set less than unsigned	R	rd + rs1 < rs2 ? 1 : 0		
SLTIU rd, rs1, imm12	Set less than immediate unsigned	1	rd ← rs1 < imm12 ? 1 : 0		
LUI rd, imm20	Load upper immediate	U	rd ← imm20 << 12		
AUIP rd, imm20	Add upper immediate to PC	U	rd + PC + imm20 << 12		

Source: Peter Cheung's lecture slides in Imperial College



# **RISC-V Logic Instructions**

Mnemonic	Instruction	Туре		Description
AND rd, rs1, rs2	AND	R	rd + rs1	& rs2
OR rd, rs1, rs2	OR	R	rd + rs1	rs2
XOR rd, rs1, rs2	XOR	R	rd ← rs1	^ rs2
ANDI rd, rs1, imm12	AND immediate	1	rd ← rs1	& imm12
ORI rd, rs1, imm12	OR immediate	1	rd + rs1	imm12
XORI rd, rs1, imm12	XOR immediate	1	rd + rs1	^ imm12
SLL rd, rs1, rs2	Shift left logical	R	rd ← rs1	<< rs2
SRL rd, rs1, rs2	Shift right logical	R	rd + rs1	>> rs2
SRA rd, rs1, rs2	Shift right arithmetic	R	rd + rs1	>> rs2
SLLI rd, rs1, shamt	Shift left logical immediate	1	rd + rs1	<< shamt
SRLI rd, rs1, shamt	Shift right logical imm.	1	rd + rs1	>> shamt
SRAI rd, rs1, shamt	Shift right arithmetic immediate	1	rd + rs1	>> shamt

## **RISC-V Branch and Jump Instructions**

Mnemonic	Instruction	Type	Description	
BEQ rs1, rs2, imm12	Branch equal	SB	if rs1 == rs2 pc + pc + imm12	
BNE rs1, rs2, imm12	Branch not equal	SB	if rs1 != rs2 pc + pc + imm12	
BGE rs1, rs2, imm12	Branch greater than or equal	SB	if rs1 >= rs2 pc + pc + imm12	
BGEU rs1, rs2, imm12	Branch greater than or equal unsigned	SB	if rs1 >= rs2 pc ← pc + imm12	
BLT rs1, rs2, imm12	Branch less than	SB	if rs1 < rs2 pc ← pc + imm12	
BLTU rs1, rs2, imm12	Branch less than unsigned	SB	if rs1 < rs2 pc + pc + imm12 << 1	
JAL rd, imm20	Jump and link	UJ	rd + pc + 4 pc + pc + imm20	
JALR rd, imm12(rs1)	Jump and link register	1	rd ← pc + 4 pc ← rs1 + imm12	

## **RISC-V Load/Store Instructions**

Mnemonic	Instruction	Туре	Description		
LW rd, imm12(rs1)	Load word	1	rd ← mem[rs1 + imm12]		
LH rd, imm12(rs1)	Load halfword	- 1	rd ← mem[rs1 + imm12]		
LB rd, imm12(rs1)	Load byte	1	rd ← mem[rs1 + imm12]		
LWU rd, imm12(rs1)	Load word unsigned	1	rd ← mem[rs1 + imm12]		
LHU rd, imm12(rs1)	Load halfword unsigned	1	rd ← mem[rs1 + imm12]		
LBU rd, imm12(rs1)	U rd, imm12(rs1) Load byte unsigned		rd ← mem[rs1 + imm12]		
SW rs2, imm12(rs1)	Store word	s	rs2(31:0) → mem[rs1 + imm12]		
SH rs2, imm12(rs1)	rs2, imm12(rs1) Store halfword		rs2(15:0) → mem[rs1 + imm12]		
SB rs2, imm12(rs1)	Store byte	s	rs2(7:0) → em[rs1 + imm12]		

### Other RISC-V Instructions

- Base integer instructions (RV64I)
  - Those previously described, plus
  - auipc rd, immed // rd = (imm<<12) + pc</p>
    - follow by jalr (adds 12-bit immed) for long jump
  - slt, sltu, slti, sltui: set less than (like MIPS)
  - addw, subw, addiw: 32-bit add/sub
  - sllw, srlw, srlw, slliw, srliw, sraiw: 32-bit shift
- 32-bit variant: RV32I
  - registers are 32-bits wide, 32-bit operations



## **Fallacies**

- Powerful instruction ⇒ higher performance
  - Fewer instructions required
  - But complex instructions are hard to implement
    - May slow down all instructions, including simple ones
  - Compilers are good at making fast code from simple instructions
- Use assembly code for high performance
  - But modern compilers are better at dealing with modern processors
  - More lines of code ⇒ more errors and less productivity



# **Concluding Remarks**

- Design principles
  - 1. Simplicity favors regularity
  - 2. Smaller is faster
  - 3. Good design demands good compromises
- Make the common case fast
- Layers of software/hardware
  - Compiler, assembler, hardware
- RISC-V: typical of RISC ISAs
  - c.f. x86

