VLSI Design Tutorial - Icarus Verilog & GTKWave

Prof. Abhishek Srivastava

CVEST, IIIT Hyderabad



INTERNATIONAL INSTITUTE OF INFORMATION TECHNOLOGY

HYDERABAD

About Icarus Verilog & GTKWave

- *Icarus Verilog* is a Verilog simulation and synthesis tool.
 - It operates as a compiler, compiling source code written in Verilog (IEEE-1364) into some target format.
 - For batch simulation, the compiler can generate an intermediate form called vvp assembly. This intermediate form is executed by the "vvp" command.
 - For synthesis, the compiler generates netlists in the desired format.
- *GTKWave* is a fully featured GTK+ based wave viewer for Verilog VCD/EVCD files.

Abhishek Srivastava 1/10

Instructions to Install iverilog & GTKWave

- Instructions for **Ubuntu/Linux** (**Recommended**): **To install iverilog**: Execute the following bash command:
 - sudo apt-qet install iverilog
 - To install GTKWave: Execute the following bash command:
 - sudo apt-qet install qtkwave

Abhishek Srivastava 2 / 10

Instructions to run iverilog & GTKWave

■ To run iverilog:

- Open the terminal.
- Go to the directory containing the verilog code and testbench
- Type iverilog o < output > < testbench.v > < code.v >.
- To execute the output file on terminal : Type vvp < output >.

■ To run GTKWave :

- Open the terminal.
- Go to the directory containing the $\langle filename.vcd \rangle$.
- Type gtkwave < filename.vcd > &.
- In the left pane of the pop-up window, click on the
- Signals appear in the lower left side of the window
- Drag and drop the signals to be viewed in the waveform window

- Go to Time > Zoom > Zoom Best Fit to see the whole waveform

Abhishek Srivastava 3 / 10

Example verilog codes and testbench - 1

■ $1x2 \ Decoder \ verilog \ code$

```
'timescale 1ns / 1ps
module two_decoder(a,en,y1,y2);
input a,en;
output y1,y2;
and A1(y1,~a,en);
and A2(y2,a,en);
endmodule
```

Figure: two_decoder.v

 \blacksquare 1x2 Decoder verilog testbench

```
'timescale ins / ips
module two_decoder_test;
        // Inputs
       reg a:
        reg en;
        // Outputs
       wire v1:
        wire v2:
        // Instantiate the Unit Under Test (UUT)
        two decoder uut (
                .a(a),
                .en(en),
                .y1(y1),
                .y2(y2)
        );
        initial begin
                $dumpfile("two decoder test.vcd");
                $dumpvars(0, two decoder test);
                // Initialize Inputs
                a = 1'b0:
                en = 1'b0:
                #100 $finish;
                always #5 a = ~a:
                always #10 en = ~en;
                always@(a)
                $monitor("time = %t \t y1 = %d \t y2 = %d",$time,y1,y2);
```

endmodule

Figure: two_decoder_test.v

Abhishek Srivastava 4 / 10

Example verilog codes and testbench - 2

■ 1x4 *Demux* verilog code

```
'timescale 1ns / 1ps|
module two_demux(y,S,a,b);
input y,S;
output a,b;
and A1(a,~S,y);
and A2(b,S,y);
endmodule

module demux_four(y,S_0,S_1,a,b,c,d);
input y,S_0,S_1;
output a,b,c,d;
wire p,q;
two_demux B1(y,S_1,p,q);
two_demux B2(p,S_0,a,b);
two_demux B3(q,S_0,c,d);
endmodule
```

Figure: four demux.v

■ 1x4 *Demux* verilog testbench

```
'timescale ins / ips
module demux four test:
        // Inputs
        reg y;
        reg S 0;
        reg 5 1:
        // Outputs
        wire a:
        wire c;
        // Instantiate the Unit Under Test (UUT)
        demux four uut (
                .y(y),
                 .S 8(S 8),
                 .a(a).
                 .b(b),
        initial begin
                 $dumpfile("demux_four_test.vcd");
                 $dumpvars(0,denux_four_test);
                 y = 0;
                 5 0 = 0:
                 #100 Sfinish;
                // Add stimulus here
                 always #20 y = -y;
                 always #5 S 0 = ~5 0:
                 always #10 S_1 = -S_1;
                 always(0 or 5.0 or 5.1)

$monitor("time = %t \t y = %d \t a = %d \t b = %d c = %d \t d = %d",$time,y,a,b,c,d);
endnodule
```

Figure: four_demux_test.v

Abhishek Srivastava 5 / 10

Example verilog codes and testbench - 3

 $\blacksquare D - Flipflop \text{ verilog code}$

```
'timescale ins / ips
module dff(clk,rst,D,Q);
input clk,rst,D;
output reg Q;
always@(posedge clk or negedge rst)
begin
if(!rst)
Q <= 1'b0;
else
Q <= D;
end
endmodule</pre>
```

Figure: dff.v

 $\blacksquare D - Flipflop$ verilog testbench

```
'timescale ins / ips
module dff_test;
        // Inputs
        reg clk;
        reg rst;
        reg D:
        // Outputs
        wire 0:
        // Instantiate the Unit Under Test (UUT)
                .clk(clk),
                .rst(rst),
                .D(D).
                ·Q(Q)
        initial begin
                // Initialize Inputs
                Sdumpfile("dff test.vcd"):
                $dumpvars(0,dff_test);
                clk = 1;
                rst = 0:
                W100 Sfinish
        always #5 clk = -clk:
        always#20 rst = -rst:
        always#10 D = ~D;
        always@(D or rst)
        $monitor("time = %t \t rst = %b \t D = %b \t Q = %b",$time,rst,D,Q);
endnodul e
```

Figure: dff test.v

Abhishek Srivastava 6 / 10

Executing 1x2 Decoder

Using iverilog

- Open the terminal
- Go to the directory containing verilog codes
- Type iverilog -o two_dec two_decoder_test.v two_decoder.v
- Type vvp two_dec

Using GTKWave

- In the terminal type gtkwave two_decoder_test.vcd &
- Click on two_decoder_test in the left pane of the pop up window
- Drag and drop all the signals into waveform window
- Go to Time > Zoom > Zoom Best Fit to see the whole waveform




Figure: Output from iverilog



Figure: Timing Diagram in GTKWave

Abhishek Srivastava 7 / 10

Executing 1x4 Demux

Using iverilog

- Open the terminal
- Go to the directory containing verilog codes
- Type iverilog -o demux_four demux_four.v demux_four_test.v
- Type vvp demux_four

Using GTKWave

- In the terminal type $gtkwave\ demux_four_test.vcd\ \mathcal{E}$
- Click on demux_four_test in the left pane of the pop up window
- Drag and drop all the signals into waveform window
- Go to Time > Zoom > Zoom Best Fit to see the whole waveform




Figure: Output from iverilog



Figure: Timing Diagram in GTKWave

Executing D-Flip flop

- Using iverilog
 - Open the terminal
 - Go to the directory containing verilog codes
 - Type iverilog -o dff dff.v dff_test.v
 - Type vvp dff
- Using GTKWave
 - In the terminal type gtkwave dff_test.vcd &
 - Click on dff_test in the left pane of the pop up window
 - Drag and drop all the signals into waveform window
 - Go to Time > Zoom > Zoom Best Fit to see the whole waveform



Figure: Output from iverilog



Figure: Timing Diagram in GTKWave

Abhishek Srivastava 9 / 10

References

- For any queries in **Verilog** refer to: http://www.asic-world.com/verilog/veritut.html
- Icarus Verilog: http://iverilog.icarus.com/
- GTKWave: http://gtkwave.sourceforge.net/

Abhishek Srivastava 10 / 10