Digital System Design using HDL Lab Report

Experiment 8c
Arithmetic logic unit

Submitted by ${\bf Madhu~Krishnan~A~P}$

M.Tech VLSI and Embedded Systems

Department of Electronics

Cochin University of Science and Technology

Contents

1	Module description	3
2	Block diagram	3
3	Operation Logic	3
4	Control path	4
5	Verilog description	4
6	Testbench	5
7	Simulation result	5

1 Module description

The ALU Control Module is designed to generate control signals determining which arithmetic or logic operation the ALU performs. These operations include addition, subtraction, logical AND, logical OR and comparison for less than. The control signals are typically generated based on the instruction's opcode and additional function fields that specify the type of operation.

Inputs

- ALUControl2:0 (3-bit): This 3-bit control input specifies the desired operation for the ALU. Each value of this input corresponds to a specific arithmetic or logic operation.
- Data inputs (32-bit): The operations are performed on these data inputs.

ALUControl2:0 is a crucial part of the ALU's operation, allowing it to perform different arithmetic and logical functions based on the control signal. These operations enable a processor to perform various tasks, including mathematical calculations, bitwise manipulations, and decision-making processes required for executing programs. The ALUControl2:0 signal is typically controlled by a combination of instruction decoding and the processor's control unit, enabling dynamic selection of the appropriate operation during the execution of an instruction.

2 Block diagram




Figure 1: Arithmetic and logic unit

3 Operation Logic

- Addition (000): The ALU adds the two input values.
- Subtraction (001): The ALU subtracts the second operand from the first.
- AND (010): The ALU performs a bitwise AND operation on the operands.
- OR (011): The ALU performs a bitwise OR operation on the operands.
- **SLT** (101): The ALU compares if the first operand is less than the second. It outputs 1 if true and 0 if false, often used in conditional statements.

4 Control path

- The ALU Control module receives the opcode or function code from the instruction being processed.
- Based on the opcode or function code, it generates a 3-bit signal (ALUControl2:0) that controls the ALU's operation.
- The ALU uses this signal to perform the specified arithmetic or logic operation.

5 Verilog description

The following description is used to describe the system. Behavioural modelling is used to describe the system.

```
module ALU (
                                      // Operand A
    input
          logic [31:0] A,
                                   // Operand B
// ALU control signals (2:0)
    input logic [31:0] B,
    input logic [2:0] ALUControl,
    output logic [31:0] Result,
                                      // ALU result
    output logic Zero
                                      // Zero flag (Result == 0)
);
    always @(A, B, ALUControl) begin
    // Perform ALU operations based on ALUControl
    if (ALUControl == 3'b000) begin
        Result = A + B; // Add
    end
    else if (ALUControl == 3'b001) begin
        Result = A - B; // Subtract
    end
    else if (ALUControl == 3'b010) begin
        Result = A & B; // AND
    else if (ALUControl == 3'b011) begin
        Result = A \mid B; // OR
    end
    else if (ALUControl == 3'b101) begin
        Result = (A < B) ? 1 : 0; // Set Less Than (SLT)
    end
    else begin
        Result = 32'b0; // Default case to handle undefined operations
    end
    // Zero flag is set if the result is zero
    Zero = (Result == 0);
end
endmodule
```

4

6 Testbench

The following testbench does 5 cycles each with every valid input of ALU Control signal. Random numbers are chosen for inputs A and B.

```
module ALU_tb;
    // Testbench signals
    logic [31:0] A, B;
                                    // Operand A and Operand B
                                    // ALU control signals
    logic [2:0] ALUControl;
    logic [31:0] Result;
                                    // ALU result
    logic Zero;
                                    // Zero flag
    // Instantiate the ALU module
    ALU uut (
        .A(A), .B(B),
        .ALUControl (ALUControl),
         .Result(Result), .Zero(Zero)
    );
    // Test stimulus
    initial begin
        // Initialize signals to known values
        A = 32, b0;
        B = 32, b0;
        ALUControl = 3'b000;
        // Apply random test cases
        for (int j = 0; j \le 3; j = j + 1) begin
             for (int i = 0; i < 5; i = i + 1) begin
             // Generate random values for A and B \,
             A = $urandom; // Random 32-bit operand A
B = $urandom; // Random 32-bit operand B
             ALUControl = j;
             #10;
             end
        end
        for (int i = 0; i < 5; i = i + 1) begin
             A = $urandom; // Random 32-bit operand A
             B = $urandom; // Random 32-bit operand B
             ALUControl = 3'b101;
             #10;
        end
        $finish; // End simulation
    end
```

7 Simulation result

endmodule

The following result is obtained by performing the simulation on the testbench for the design of ALU.




Figure 2: ALU: Simulation result: Addition




Figure 3: ALU: Simulation result: Subtraction




Figure 4: ALU: Simulation result: Logic AND




Figure 5: ALU: Simulation result: Logical OR




Figure 6: ALU: Simulation result: SLT