BASIC COMPUTER ORGANIZATION AND DESIGN

- Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- Instruction Cycle
- Memory Reference Instructions
- Input-Output and Interrupt
- Complete Computer Description
- Design of Basic Computer
- Design of Accumulator Logic

INSTRUCTION CODES


• Program:


A set of instructions that specify the *operations*, *operands*, and the *sequence* by which processing has to occur.

Instruction Code:

A group of bits that tell the computer to *perform*a specific operation (a sequence of micro-operation)


- -->macro-operation
- usually divided into operation code, operand address, addressing mode, etc.
- basic addressing modes Immediate, Direct, Indirect
- Simplest stored program organization






INDIRECT ADDRESS


Instruction Format



Direct Address



Indirect address





Effective Address(EFA, EA)

The address, that can be directly used without modification to access an operand for a computation-type instruction, or as the target address for a branch-type instruction

COMPUTER REGISTERS


Registers in the Basic Computer





List of BC Registers

DR	16	Data Register	Holds memory operand
AR	12	Address Register	Holds address for memory
AC	16	Accumulator	Processor register
IR	16	Instruction Register	Holds instruction code
PC	12	Program Counter	Holds address of instruction
TR	16	Temporary Register	Holds temporary data
INPR	8	Input Register	Holds input character
OUTR	8	Output Register	Holds output character



COMPUTER(BC) INSTRUCTIONS

Basic Computer Instruction code format

Memory-Reference Instructions (OP-code = 000 ~ 110)

Register-Reference Instructions (OP-code = 111, I = 0)

Input-Output Instructions (OP-code =111, I = 1)

BASIC COMPUTER INSTRUCTIONS

Hex Code		Code			
Symbol	I = 0	<i>I</i> = 1	Description		
AND	0xxx	8xxx	AND memory word to AC		
ADD	1xxx	9xxx	Add memory word to AC		
LDA	2xxx	Axxx	Load AC from memory		
STA	3xxx	Bxxx	Store content of AC into memory		
BUN	4xxx	Cxxx	Branch unconditionally		
BSA	5xxx	Dxxx	Branch and save return address		
ISZ	6xxx	Exxx	Increment and skip if zero		
CLA	78	00	Clear AC		
CLE	74	00	Clear E		
CMA	72	00	Complement AC		
CME	71	00	Complement E		
CIR	70	80	Circulate right AC and E		
CIL	70	40	Circulate left AC and E		
INC	70	20	Increment AC		
SPA	70	10	Skip next instr. if AC is positive		
SNA	70	80	Skip next instr. if AC is negative		
SZA	_	04	Skip next instr. if AC is zero		
SZE		02	Skip next instr. if E is zero		
HLT	7001		Halt computer		
INP	F8	800	Input character to AC		
OUT	F4	-00	Output character from AC		
SKI	F200		Skip on input flag		
SKO	F100		Skip on output flag		
ION	F0	80	Interrupt on		
IOF	F040		Interrupt off		

INSTRUCTION SET COMPLETENESS

A computer should have a set of instructions so that the user can construct machine language programs to evaluate any function that is known to be computable.

Instruction Types

Functional Instructions

- Arithmetic, logic, and shift instructions
- ADD, CMA, INC, CIR, CIL, AND, CLA

Transfer Instructions

- Data transfers between the main memory and the processor registers
- LDA, STA

Control Instructions


- Program sequencing and control
- BUN, BSA, ISZ

Input/Output Instructions

- Input and output
- INP, OUT

TIMING AND CONTROL

Control unit of basic computer




Control unit implementation

Hardwired Implementation Microprogrammed Implementation

TIMING SIGNALS

- Generated by 4-bit sequence counter and 4x16 decoder
- The SC can be incremented or cleared.
- Example: T₀, T₁, T₂, T₃, T₄, T₀, T₁, Assume: At time T₄, SC is cleared to 0 if decoder output D3 is active.

$$D_3T_4$$
: SC $-$ 0




INSTRUCTION CYCLE


BC Instruction cycle: [Fetch Decode [Indirect] Execute]*

Fetch and Decode

T0: AR ¬ PC (S0S1S2=010, T0=1) T1: IR ¬ M [AR], PC ¬ PC + 1 (S0S1S2=111, T1=1) T2: D0, . . . , D7 ¬ Decode IR(12-14), AR ¬ IR(0-11), I ¬ IR(15)



DETERMINE THE TYPE OF INSTRUCTION



D'7IT3: AR - M[AR]

D'7l'T3: Nothing

D7l'T3: Execute a register-reference instr.

D7IT3: Execute an input-output instr.

REGISTER REFERENCE INSTRUCTIONS

Register Reference Instructions are identified when

- $D_7 = 1$, I = 0
- Register Ref. Instr. is specified in b₀ ~ b₁₁ of IR
 Execution starts with timing signal T₃

$$r = D_7 I' T_3 =>$$
 Register Reference Instruction $B_i = IR(i)$, $i=0,1,2,...,11$

	r:	SC - 0
CLA	rB ₁₁ :	AC - 0
CLE	rB ₁₀ :	E - 0
CMA	rB _o :	AC - AC'
CME	rBຶ _s :	E ¬ E'
CIR	rB_7 :	AC \neg shr AC, AC(15) \neg E, E \neg AC(0)
CIL	rB ₆ :	AC - shl AC, AC(0) - E, E - AC(15)
INC	rB ₅ :	AC - AC + 1
SPA	rB₄̃:	if (AC(15) = 0) then (PC \neg PC+1)
SNA	rB_3^{\dagger} :	if $(AC(15) = 1)$ then $(PC - PC+1)$
SZA	$rB_{2}^{"}$:	if (AC = 0) then (PC \neg PC+1)
SZE	rB₁:	if (E = 0) then (PC \neg PC+1)
HLT	rB_0 :	S - 0 (S is a start-stop flip-flop)

MEMORY REFERENCE INSTRUCTIONS

Symbol	Operation Decoder	Symbolic Description
AND		AC ¬ AC Ù M[AR]
ADD	D₁̈́	$AC - AC + M[AR], E - C_{out}$
LDA	D_2	AC - M[AR]
STA	D_3	M[AR] ¬ AC
BUN	$D_\mathtt{A}^{\circ}$	PC ¬ AR
BSA	$D_5^{}$	M[AR] - PC, PC - AR + 1
ISZ	$D_{6}^{"}$	$M[AR] \neg M[AR] + 1$, if $M[AR] + 1 = 0$ then PC \neg PC+1

- The effective address of the instruction is in AR and was placed there during timing signal T_2 when I = 0, or during timing signal T_3 when I = 1
- Memory cycle is assumed to be short enough to complete in a CPU cycle
- The execution of MR Instruction starts with T₄

AND to AC

 D_0T_4 : DR ¬ M[AR] Read operand D_0T_5 : AC ¬ AC \dot{U} DR, SC ¬ 0 AND with AC

ADD to AC

 D_1T_4 : DR \neg M[AR] Read operand

 D_1T_5 : AC \neg AC + DR, E \neg C_{out}, SC \neg 0 Add to AC and store carry in E

MEMORY REFERENCE INSTRUCTIONS

LDA: Load to AC

 D_2T_4 : DR \neg M[AR]

 D_2T_5 : AC \neg DR, SC \neg 0

STA: Store AC


 D_3T_4 : M[AR] \neg AC, SC \neg 0

BUN: Branch Unconditionally

 D_4T_4 : PC - AR, SC - 0

BSA: Branch and Save Return Address

M[AR] - PC, PC - AR + 1



MEMORY REFERENCE INSTRUCTIONS

BSA:

 D_5T_4 : M[AR] \neg PC, AR \neg AR + 1


 D_5T_5 : PC - AR, SC - 0

ISZ: Increment and Skip-if-Zero

 D_6T_4 : DR \neg M[AR] D_6T_5 : DR \neg DR + 1

 D_6T_6 : M[AR] \neg DR, if (DR = 0) then (PC \neg PC + 1), SC \neg 0

FLOWCHART FOR MEMORY REFERENCE INSTRUCTIONS




INPUT-OUTPUT AND INTERRUPT

A Terminal with a keyboard and a Printer


• Input-Output Configuration

INPR Input register - 8 bits
 OUTR Output register - 8 bits
 FGI Input flag - 1 bit
 FGO Output flag - 1 bit
 IEN Interrupt enable - 1 bit



- The terminal sends and receives serial information
- The serial info. from the keyboard is shifted into INPR
- The serial info. for the printer is stored in the OUTR
- INPR and OUTR communicate with the terminal serially and with the AC in parallel.
- The flags are needed to synchronize the timing difference between I/O device and the computer

PROGRAM CONTROLLED DATA TRANSFER



INPUT-OUTPUT INSTRUCTIONS

$$D_7IT_3 = p$$

IR(i) = B_i, i = 6, ..., 11

INP OUT SKI SKO	pB ₁₀ : pB ₉ :	AC(0-7) ¬ INPR, FGI ¬ 0 OUTR ¬ AC(0-7), FGO ¬ 0 if(FGI = 1) then (PC ¬ PC + 1) if(FGO = 1) then (PC ¬ PC + 1)	Input char. to AC Output char. from AC Skip on input flag Skip on output flag
ION	pB ₇ :	IEN ¬ 1	Interrupt enable on
IOF		IEN ¬ 0	Interrupt enable off

PROGRAM-CONTROLLED INPUT/OUTPUT

- Program-controlled I/O
 - Continuous CPU involvement I/O takes valuable CPU time
 - CPU slowed down to I/O speed
 - Simple
 - Least hardware

Input

LOOP, SKI DEV
BUN LOOP
INP DEV


Output

LOOP, LD DATA LOP, SKO DEV BUN LOP OUT DEV

INTERRUPT INITIATED INPUT/OUTPUT

- Open communication only when some data has to be passed --> interrupt.
- The I/O interface, instead of the CPU, monitors the I/O device.
- When the interface finds that the I/O device is ready for data transfer, it generates an interrupt request to the CPU
- Upon detecting an interrupt, the CPU stops momentarily the task it is doing, branches to the service routine to process the data transfer, and then returns to the task it was performing.
- * IEN (Interrupt-enable flip-flop)
 - can be set and cleared by instructions
 - when cleared, the computer cannot be interrupted

FLOWCHART FOR INTERRUPT CYCLE




- The interrupt cycle is a HW implementation of a branch and save return address operation.
- At the beginning of the next instruction cycle, the instruction that is read from memory is in address 1.
- At memory address 1, the programmer must store a branch instruction that sends the control to an interrupt service routine
- The instruction that returns the control to the original program is "indirect BUN 0"


REGISTER TRANSFER OPERATIONS IN INTERRUPT CYCLE

Memory

Before interrupt



After interrupt cycle



Register Transfer Statements for Interrupt Cycle

- R F/F
$$\neg$$
 1 if IEN (FGI + FGO)T $_0$ 'T $_1$ 'T $_2$ ' \widehat{U} T $_0$ 'T $_1$ 'T $_2$ ' (IEN)(FGI + FGO): R \neg 1


- The fetch and decode phases of the instruction cycle must be modified:Replace T₀, T₁, T₂ with R'T₀, R'T₁, R'T₂
- The interrupt cycle:

$$RT_0$$
: $AR - 0$, $TR - PC$

$$RT_1$$
: M[AR] \neg TR, PC \neg 0

$$RT_2$$
: $PC - PC + 1$, $IEN - 0$, $R - 0$, $SC - 0$

COMPLETE COMPUTER DESCRIPTION Flowchart of Operations



COMPLETE COMPUTER DESCRIPTION Microoperations

```
R'T0:
                                     AR <- PC
Fetch
                    R'T1:
                                     IR <- M[AR], PC <- PC + 1
                    R'T2:
                                     D0, ..., D7 <- Decode IR(12 ~ 14),
Decode
                                     AR \leftarrow IR(0 \sim 11), I \leftarrow IR(15)
                    D7'IT3:
                                     AR \leftarrow M[AR]
Indirect
Interrupt
     T0'T1'T2'(IEN)(FGI + FGO):
                                    R <- 1
                    RT0:
                                     AR <- 0, TR <- PC
                    RT1:
                                     M[AR] \leftarrow TR, PC \leftarrow 0
                                     PC <- PC + 1, IEN <- 0, R <- 0, SC <- 0
                    RT2:
Memory-Reference
  AND
                    D0T4:
                                     DR <- M[AR]
                    D0T5:
                                     AC <- AC . DR, SC <- 0
  ADD
                    D1T4:
                                     DR <- M[AR]
                    D1T5:
                                     AC <- AC + DR, E <- Cout, SC <- 0
  LDA
                    D2T4:
                                     DR <- M[AR]
                    D2T5:
                                     AC <- DR. SC <- 0
  STA
                    D3T4:
                                     M[AR] \leftarrow AC, SC \leftarrow 0
                                     PC <- AR, SC <- 0
  BUN
                    D4T4:
  BSA
                    D5T4:
                                     M[AR] \leftarrow PC, AR \leftarrow AR + 1
                                     PC <- AR. SC <- 0
                    D5T5:
  ISZ
                    D6T4:
                                     DR <- M[AR]
                    D6T5:
                                     DR <- DR + 1
                    D6T6:
                                     M[AR] \leftarrow DR, if (DR=0) then (PC \leftarrow PC + 1),
                                     SC <- 0
```

COMPLETE COMPUTER DESCRIPTION Microoperations

```
Register-Reference
                 D7I'T3 = r
                              (Common to all register-reference instr)
                IR(i) = Bi
                              (i = 0,1,2,...,11)
                              SC <- 0
                     r:
  CLA
                rB11:
                              AC <- 0
  CLE
                rB10:
                              E <- 0
                rB9:
  CMA
                             AC <- AC'
                              E <- E'
  CME
                 rB8:
                 rB7:
  CIR
                              AC <- shr AC, AC(15) <- E, E <- AC(0)
  CIL
                 rB6:
                              AC <- shl AC, AC(0) <- E, E <- AC(15)
  INC
                 rB5:
                              AC \leftarrow AC + 1
  SPA
                  rB4:
                              If(AC(15) =0) then (PC \leftarrow PC + 1)
                              If(AC(15) = 1) then (PC < -PC + 1)
  SNA
                  rB3:
  SZA
                  rB2:
                              If (AC = 0) then (PC \leftarrow PC + 1)
  SZE
                              If (E=0) then (PC \leftarrow PC + 1)
                  rB1:
  HLT
                  rB0:
                              S <- 0
Input-Output
                D7IT3 = p
                              (Common to all input-output instructions)
                IR(i) = Bi
                              (i = 6,7,8,9,10,11)
                              SC <- 0
                     p:
  INP
                              AC(0-7) <- INPR, FGI <- 0
                 pB11:
                              OUTR <- AC(0-7), FGO <- 0
  OUT
                pB10:
                              If(FGI=1) then (PC <- PC + 1)
  SKI
                  pB9:
  SKO
                              If(FGO=1) then (PC \leftarrow PC + 1)
                  pB8:
  ION
                  pB7:
                              IEN <- 1
  IOF
                  pB6:
                              IEN <- 0
```

DESIGN OF BASIC COMPUTER(BC)

Hardware Components of BC

A memory unit: 4096 x 16.

Registers:

AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC

Flip-Flops(Status):

I, S, E, R, IEN, FGI, and FGO

Decoders: a 3x8 Opcode decoder

a 4x16 timing decoder

Common bus: 16 bits

Control logic gates

Adder and Logic circuit: Connected to AC

Control Logic Gates


- Input Controls of the nine registers
- Read and Write Controls of memory
- Set, Clear, or Complement Controls of the flip-flops
- S2, S1, S0 Controls to select a register for the bus
- AC, and Adder and Logic circuit

CONTROL OF REGISTERS AND MEMORY

Address Register; AR

Scan all of the register transfer statements that change the content of AR:

LD(AR) = R'T₀ + R'T₂ + D'₇IT₃ CLR(AR) = RT₀ INR(AR) = D₅T₄



CONTROL OF FLAGS


IEN: Interrupt Enable Flag

pB7: IEN - 1 (I/O Instruction)


pB6: IEN - 0 (I/O Instruction)

 RT_2 : IEN \neg 0 (Interrupt)

 $p = D_7IT_3$ (Input/Output Instruction)




CONTROL OF COMMON BUS




x 1	x2	х3	x4	x 5	x6	x7	S2	S1	S0	selected register
0	0	0	0	0	0	0	0	0	0	none
1	0	0	0	0	0	0	0	0	1	AR
0	1	0	0	0	0	0	0	1	0	PC
0	0	1	0	0	0	0	0	1	1	DR
0	0	0	1	0	0	0	1	0	0	AC
0	0	0	0	1	0	0	1	0	1	IR
0	0	0	0	0	1	0	1	1	0	TR
0	0	0	0	0	0	1	1	1	1	Memory

For AR



DESIGN OF ACCUMULATOR LOGIC




All the statements that change the content of AC

D_0T_5 :	AC ¬ AC Ù DR	AND with DR
	AC - AC + DR	Add with DR
D_2T_5 :	AC ¬ DR	Transfer from DR
pB ₁₁ :	AC(0-7) → INPR	Transfer from INPR
rB ₉ :	AC - AC'	Complement
rB ₇ :	AC \neg shr AC, AC(15) \neg E	Shift right
rB ₆ :	AC \neg shl AC, AC(0) \neg E	Shift left
rB ₁₁ :	AC - 0	Clear
rB ₅ :	AC - AC + 1	Increment

CONTROL OF AC REGISTER

Gate structures for controlling the LD, INR, and CLR of AC



ADDER AND LOGIC CIRCUIT

One stage of Adder and Logic circuit

