Indian Institute of Technology Tirupati

Course No: EE206P

Name of the Lab: Digital Systems Laboratory

Academic Year/Semester: 2024/B.Tech 3rd Sem

Assignment Number: 02

Verilog HDL codes to perform some operations

MADHU SAI NAIK
POOJARI
EE23B039
PRATHAM CHINTAMANI
EE23B041

Instructor:

Dr. Vikramkumar Pudi

Lab Assistant:

Mr. Kumar Bellikatti

19-Aug-2024



Contents

1	Problem Statement	2
2	Objectives of the Experiment	3
3	Design Approach	3
4	Implementation	4
5	Simulation Results and Discussions	14
6	Conclusion	16

1 Problem Statement

Assignment-02

Write Verilog HDL code to perform the following operations?

S	Function	
000	C = A + B	A and B are N-bit signed
001	C = A - B	A and B are N-bit signed
010	C = A > B	A and B are N-bit unsigned
011	C = A < B	A and B are N-bit unsigned
100	C = (A = B)	A and B are N-bit unsigned
101	C = A x B (Unsigned)	A and B are N-bit unsigned
110	C = A x B (Signed)	A and B are N-bit signed
111	C = AxB + D (Signed)	A,B and D are N-bit signed

Deadline Sept 19th , 2024



A, B, C and D are N-bit binary signed or Unsigned numbers. S is 3-bit binary number. The Default N size is 32-bits

2 Objectives of the Experiment

To implement a logic code with logic gate modules, using verilog and to verify the output.

3 Design Approach

- Create code for different functions. Initially performing the code for 2 bits and to 4 bits. Finally to N bit.
- Create the final N bit code for the following operations.
- Create the test-bench for the following codes and test for some sample input.

4 Implementation

Full Adder as a building block

```
module Full_Adder(a,b,cin,sum,cout);
input a,b,cin;
output sum,cout;

assign sum = a ^ b ^ cin;
assign cout = (a&b) | (b&cin) | (cin&a);
endmodule
N-Bit Signed Adder Nhit #(parameter Note that the product of the
```

```
module Signed_Adder_Nbit #(parameter N = 32)(a,b,cin,sum);
2 input [N-1:0]a,b;
3 wire [2*N-1:0]a1,b1;
4 input cin;
5 output [2*N-1:0] sum;
6 wire cout;
7 wire [2*N:0]w;
8 \mid assign w[0] = cin;
9 assign a1 = \{\{N\{a[N-1]\}\}, a[N-1:0]\};
10 assign b1 = \{\{N\{b[N-1]\}\},b[N-1:0]\};
11 genvar i;
12 generate
13 for (i = 0; i < 2*N; i = i + 1) begin
14 Full_Adder fa(.a(a1[i]),.b(b1[i]),.cin(w[i]),.cout(w[i+1]),.sum(sum[i])
      );
15 end
16 endgenerate
   endmodule
```

Full Subtractor as a building block

```
module Sub_1bit( input a, input b ,input bin ,output y,output bout);
2 assign y = a^b^bin;
3 assign bout= bin&((a^b))|(a^b);
4 endmodule
   N-Bit Signed Subtractor
 1 | module Sub_Nbit#(parameter N=8) (a,b,bin,c);
2 input [N-1:0] a,b;
3 input bin;
4 output [2*N-1:0]c;
5 wire [2*N-1:0]a1,b1;
6
7 \| assign a1 = \{\{N\{a[N-1]\}\}, a[N-1:0]\};
8 assign b1 = \{\{N\{b[N-1]\}\}, b[N-1:0]\};
10 wire [2*N-1:0] bout;
11
12 genvar j;
13 generate
14
15 for (j = 0; j < 2*N; j = j + 1)
16 | begin
17
18 if (j == 0)
19 begin
20 Sub_1bit s1 (.a(a1[j]),.b(b1[j]),.bin(bin),.bout(bout[j]),.y(c[j]));
21 end
22
23 else
24 | begin
25 Sub_1bit s1 (.a(a1[j]),.b(b1[j]),.bin(bout[j-1]),.bout(bout[j]),.y(c[j
      ]));
26 end
27
28 end
29 endgenerate
30
   endmodule
```

N-Bit Greater-than Comparator

```
module Greater_Nbit #(parameter N =32) (a,b,y);
2 input [N-1:0] a,b;
3 output [2*N-1:0]y;
4
5 wire [N-1:0]e;
6 wire [N-1:0]g;
7 wire [N:0]f;
9 assign e[N-1:0] = (a^b);
10 assign g[N-1:0] = a \& ~b
11 assign f[0] = 0;
12
13 genvar i;
14 generate
15
16 for (i=0; i<N; i=i+1) begin
17 assign f[i+1]= g[i] | e[i]&f[i];
18 end
19
20 endgenerate
21
22 assign y = \{\{2*N-1\{1'b0\}\}\}, f[N]\};
23 endmodule
```

N-Bit Less-than Comparator

```
module Lesser_Nbit #(parameter N = 32) (a,b,y);
2 | input [N-1:0] a,b;
3 output [2*N-1:0]y;
4
5 wire [N-1:0]e;
6 wire [N-1:0]g;
7 wire [N:0]f;
9 assign e[N-1:0] = (a^b);
10 assign g[N-1:0] = a b
11 assign f[0] = 0;
12
13 genvar i;
14 generate
15
16 for (i=0 ; i<N ;i=i+1 ) begin
17 assign f[i+1]= g[i] | e[i]&f[i];
18 end
19
20 endgenerate
21
22 assign y = \{\{2*N-1\{1'b0\}\}\}, f[N]\};
23 | endmodule
```

N-Bit Equal to Comparator

```
module Equal_Nbit #(parameter N = 32) (a,b,y);

input [N-1:0]a,b;

wire [N-1:0] c;

output [2*N-1:0]y;

assign c = ~(a^b);
assign y = {{2*N-1{1'b0}}},{&c}};

endmodule
```

N-Bit Multiplier Unsigned

```
module Multiplier_Nbit #(parameter N = 32) (a,b,y);
2
3 input [N-1:0]a,b;
4 output [2*N-1:0]y;
6 wire [2*N - 1:0] m [N-1:0];
7 wire [2*N - 1:0] s [N-1:0];
8 wire [N:0]c;
9
10 assign c[0] = 0;
11
12 generate
13 genvar i;
14 for (i = 0; i < N; i = i + 1) begin : gen_m
15 assign m[i] = \{\{N\{1'b0\}\}, a[N-1:0] \& \{N\{b[i]\}\}, \{i\{1'b0\}\} \};
16 end
17 | endgenerate
18
19 Full_Adder_Nbit #(.N(2*N)) f1 (.a(m[0]), .b(m[1]), .cin(c[0]), .cout(c
      [1]), sum(s[0]));
20
21 generate
22 genvar j;
23 for (j = 1; j < N-1; j = j+1)
24 begin : gen_adders
25 Full_Adder_Nbit #(.N(2*N)) f3 (.a(s[j-1]), .b(m[j+1]), .cin(c[j]), .
      cout(c[j+1]), sum(s[j]);
26 end
27 endgenerate
28
29 assign y = s[N-2];
30
31 endmodule
```

N-bit Multiplier Signed

```
module Signed_Multiplier #(parameter N=32) (a,b,y);
   2
   3 input [N-1:0] a,b;
  4 output [2*N-1:0] y;
   5 wire [2*(N*N)-1:0] m;
   6 wire [2*(N*N)-1:0] 1;
  7 || wire [2*(N*N)-1:0] s;
  8 wire [N-1:0] cin;
  9
10 assign cin[0] =0;
11
12 genvar i ;
13 generate
14
15 for (i=0;i<N;i=i+1) begin
16 if (i==0) begin
]}}, {i{1'b0}}};
18 end
19 else begin
20 assign 1[(2*N*(i+1))-1 : 2*N*i] = \{\{(N-i),\{1'b0\}\}, a&\{N\{b[i]\}\}, \{i,\{1'b0\}\}\}
21 end
22
23 end
24 endgenerate
25
26
27 genvar j ;
28 generate
29
30 for (j=0; j<N; j=j+1) begin
31 if (j==0) begin
32 assign m [(2*N*(j+1))-1: 2*N*j] = \{1[2*N-1: N+1], 1[N], [N-1], 1[N-1], 1[
                       -2 : 0];
34 if (j==N-1) begin
```

```
35 assign m [(2*N*(j+1))-1: 2*N*j] = {1'b1,1[(2*N*(j+1))-2], ~1[(2*N*(j+1))-2], ~1]
      +1))-3 : 2*N*j+j], 1[2*N*j+j-1 : 2*N*j];
36 end
37 else begin
38 assign m [(2*N*(j+1))-1 : 2*N*j] = \{1[(2*N*(j+1))-1 : (2*N*(j+1))-1-N+j]
      +1], [(2*N*(j+1))-1-N+j], [(2*N*(j+1))-1-N+j-1: 2*N*j];
39 end
40
41 end
42 endgenerate
43
44 assign s[(2*N)-1:0] = m[2*N-1:0];
45 genvar k;
46 generate
47
48 for (k=0; k<N-1; k=k+1) begin
49 Full_Adder_Nbit \#(.N(2*N)) f1 (.a( s[2*N*(k+1)-1:2*N*k]),
50
               .b( m[2*N*(k+2)-1:2*N*(k+1)]),
               sum(s[2*N*(k+2)-1:2*N*(k+1)]),
51
                      .cin(cin[k]),
52
               .cout(cin[k+1])
53
54 );
55
56 end
   endgenerate
58
59
  assign y[2*N-1:0] = s[2*(N*N)-1:2*N*(N-1)];
61
62 endmodule
```

N bit Multiplier Followed by 2N-bit adder

```
module AB_C #(parameter N = 32) (a,b,c,d);
2
3 input [N-1:0] a,b;
4 | input [2*N-1:0] d;
5 output [2*N-1:0] c;
6 wire [2*N-1:0] e;
7 wire cout;
9 Signed_Multiplier #(N) f1(.a(a),.b(b),.y(e));
10 Full_Adder_Nbit #(2*N) f2 (.a(e), .b(d), .cin(1'b0), .cout(cout), .sum(
      c));
11
12 endmodule
   Mux_8x1_Nbit
1 \mod Mux_8x_1Nbit #(parameter N = 32) (s,a,b,c,d,e,f,g,h,o);
2 input [2:0]s;
3 input [2*N-1:0] a,b,c,d,e,f,g,h;
  output [2*N-1:0]o;
6
7 assign o = (s == 3'b000)? a:
8
        (s == 3'b001) ? b:
9
        (s == 3'b010) ? c:
10
        (s == 3'b011) ? d:
11
        (s == 3'b100) ? e:
12
        (s == 3'b101) ? f:
13
        (s == 3'b110) ? g:
         h;
14
15
16 endmodule
```

TOP LEVEL

```
module Top_assign2 #(parameter N = 32) (a,b,d,c,s);
2 input [N-1:0]a,b;
3 input [2*N-1:0]d;
4 input [2:0]s;
5 output [2*N-1:0]c;
7 wire [2*N-1:0] e,f,g,h,i,j,k,l;
9 | Signed_Adder_Nbit #(N) fe (.a(a),.b(b),.cin(1'b0),.sum(e));
10 Sub_Nbit #(N) ff (.a(a),.b(b),.y(f),.bin(1'b0));
Greater_Nbit \#(N) fg (.a(a), .b(b), .y(g));
12 Greater_Nbit #(N) fh (.a(a),.b(b),.y(h));
13 Lesser_Nbit #(N) fi (.a(a),.b(b),.y(i));
14 Multiplier_Nbit #(N) fj (.a(a),.b(b),.y(j));
Signed_Multiplier #(N) fk (.a(a),.b(b),.y(k));
16 AB_C \#(N) fl (.a(a),.b(b),.d(d),.c(c));
17
18 | Mux_8x1_Nbit #(N) m (.s(s),.a(e),.b(f),.c(g),.d(h),.e(i),.f(j),.g(k),.h
      (1), o(c);
19
20 endmodule
```

TEST BENCH

```
1 module TBTop_assign();
2
3
     parameter M = 4;
4
5
     reg [2:0]s;
     reg [M-1:0]a;
7
     reg [M-1:0]b;
8
     reg [2*M-1:0]d;
9
     wire [M-1:0]c;
10
     Top_assign1 \#(.N(M)) DUT(.a(a),.s(s),.b(b),.c(c).d(d));
11
12
     repeat(20)
13 begin
14 \mid s = \$random();
15 a = $random();
16 b = $random();
17 d = $random();
18 #10;
19 #5 $display("%b, %b, %b, %b, %b", s, a, b, d,c);
20 | end
21 | $finish;
22 end
23 initial
24
25
26
28 | $monitor("s = %b,a = %b,b = %b,d = %b,c = %b", s, a, b, d, c);
30 endmodule
```

All the modules have been constructed to handle 2N bit output to accommodate the multipliers in the mux

5 Simulation Results and Discussions



Figure 1: signed adder




Figure 2: C = AB + D

- All the modules were found to be working correctly.
- The output for each individual module was obtained.
- However, due to the size discrepancies in the top module, the final output was not obtained.



Figure 3: N-bit Greater Than comaparator




Figure 4: N-bit Lesser than comaparator




Figure 5: N-bit equal to comaparator

6 Conclusion

- Logic for the operations were implemented using verilog HDL code.
- These codes were connected to each other, like the full adder was used in both subtractor and multiplier.
- A test bench was made to verify the functionality and correctness of the verilog code with random inputs.
- The simulation was successful with zero errors.