

INDIAN INSTITUTE OF TECHNOLOGY TIRUPATI

Course No: EE206P

Name of the Lab: Digital Systems Laboratory

Academic Year/Semester: 2024/B.Tech 3rd Sem

ASSIGNMENT NUMBER: 01

Verilog Programs To Impliment Some Functions

MADHU SAI NAIK

POOJARI

EE23B039

PRATHAM CHINTAMANI

EE23B041

Instructor:

Dr. Vikramkumar Pudi

Lab Assistant:

Mr. Kumar Bellikatti

19-Aug-2024

भारतीय प्रौद्योगिकी संस्थान तिरुपति



Contents

| | | |
|----------|---|-----------|
| 1 | Problem Statement | 2 |
| 2 | Objectives of the Experiment | 3 |
| 3 | Design Approach | 3 |
| 4 | Implementation | 4 |
| 5 | Simulation Results and Discussions | 11 |
| 6 | Conclusion | 13 |

1 Problem Statement

Assignment-1

Write a Verilog program to implement the following functions ?

| S | Function | |
|--|-------------------------|---------------------|
| 000 | $C = A \text{ and } B$ | |
| 001 | $C = A \text{ or } B$ | |
| 010 | $C = A \text{ nand } B$ | |
| 011 | $C = A \text{ nor } B$ | |
| 100 | $C = A \text{ xor } B$ | |
| 101 | $C = A \text{ xnor } B$ | |
| 110 | $C = 2 A$ | Multiplication by 2 |
| 111 | $C = A/2$ | Division by 2 |
| A, B and C are N-bit binary unsigned numbers. S is 3-bit binary number | | |

Deadline
August 19th, 2024

2 Objectives of the Experiment

To implement a logic circuit with smaller logic gate modules, using verilog and to verify the output.

3 Design Approach

- Create modules for each of the 8 operations and one for the 8x1 mux.
- Create a top-level module that connects these modules. i.e, the wire outputs of each of the 8 modules is the input for the mux along with s.
- Create the test-bench for the top-level module and test for some sample input.

4 Implementation

And_2in_Nbit

```
1 module And_2in_Nbit #(parameter N = 8)(c,a,b);
2
3 input [N-1:0]a;
4 input [N-1:0]b;
5 output [N-1:0]c;
6
7 assign c = a&b;
8
9 endmodule
```

Or_2in_Nbit

```
1 module Or_2in_Nbit #(parameter N = 8)(c,a,b);
2
3 input [N-1:0]a;
4 input [N-1:0]b;
5 output [N-1:0]c;
6
7 assign c = a | b;
8
9 endmodule
```

Nand_2in_Nbit

```
1 module Nand_2in_Nbit #(parameter N = 8)(c,a,b);
2
3 input [N-1:0]a;
4 input [N-1:0]b;
5 output [N-1:0]c;
6
7 wire [N-1:0]y;
8
9 assign y = a&b;
10
11 assign c = ~y;
12
13 endmodule
```

Nor_2in_Nbit

```
1 module Nor_2in_Nbit #(parameter N = 8)(c,a,b);
2
3 input [N-1:0]a;
4 input [N-1:0]b;
5 output [N-1:0]c;
6
7 wire [N-1:0]y;
8
9 assign y = a|b;
10
11 assign c = ~y;
12
13 endmodule
```

Xor_2in_Nbit

```
1 module Xor_2in_Nbit #(parameter N = 8)(c,a,b);
2
3 input [N-1:0]a;
4 input [N-1:0]b;
5 output [N-1:0]c;
6
7 wire [N-1:0]a_bar;
8 wire [N-1:0]b_bar;
9 wire [N-1:0]y1;
10 wire [N-1:0]y2;
11
12 assign a_bar = ~a;
13 assign b_bar = ~b;
14 assign y1 = a&b_bar;
15 assign y2 = a_bar&b;
16 assign c = y1|y2;
17
18 endmodule
```

Xnor_2in_Nbit

```
1 module Xnor_2in_Nbit #(parameter N = 8)(c,a,b);
2
3 input [N-1:0]a;
4 input [N-1:0]b;
5 output [N-1:0]c;
6
7 wire [N-1:0]a_bar;
8 wire [N-1:0]b_bar;
9 wire [N-1:0]y1;
10 wire [N-1:0]y2;
11 wire [N-1:0]y;
12
13 assign a_bar = ~a;
14 assign b_bar = ~b;
15 assign y1 = a&b_bar;
16 assign y2 = a_bar&b;
17 assign y = y1|y2;
18
19 assign c = ~y;
20
21 endmodule
```

Mul_by2_Nbit

```
1 module Mul_by2_Nbit #(parameter N = 8) (a,y);
2
3 input [N-1:0]a;
4 output [N-1:0]y;
5
6 assign y = {a[N-2:0],1'b0};
7
8 endmodule
```

Div_by2_Nbits

```
1 module Div_by2_Nbit #(parameter N = 8)(a,b);
2
3 input [N-1:0]a;
4 output [N-1:0]b;
5
6 assign b = {1'b0 , a[N-1:1]};
7
8 endmodule
```

Mux_8x1_Nbit

```
1 module Mux_8x1_Nbit #(parameter N = 8) (s,a,b,c,d,e,f,g,h,o);
2 input [2:0]s;
3 input [N-1:0] a,b,c,d,e,f,g,h;
4
5 output [N-1:0]o;
6
7 assign o = (s == 3'b000) ? a:
8         (s == 3'b001) ? b:
9         (s == 3'b010) ? c:
10        (s == 3'b011) ? d:
11        (s == 3'b100) ? e:
12        (s == 3'b101) ? f:
13        (s == 3'b110) ? g:
14        h;
15
16 endmodule
```


Top Level


```
1 module Top_assign1#(parameter N = 8) (s,a,b,c);
2 input [2:0]s;
3 input [N-1:0] a,b;
4 output [N-1:0]c;
5
6 wire [N-1:0] w1,w2,w3,w4,w5,w6,w7,w8;
7
8 And_2in_Nbit #(.N(N)) And (.c(w1),.a(a),.b(b));
9 Or_2in_Nbit #(.N(N)) Or (.c(w2),.a(a),.b(b));
10 Nand_2in_Nbit #(.N(N)) Nand (.c(w3),.a(a),.b(b));
11 Nor_2in_Nbit #(.N(N)) Nor (.c(w4),.a(a),.b(b));
12 Xor_2in_Nbit #(.N(N)) Xor (.c(w5),.a(a),.b(b));
13 Xnor_2in_Nbit #(.N(N)) Xnor (.c(w6),.a(a),.b(b));
14 Mul_by2_Nbit #(.N(N)) Mul (.y(w7),.a(a));
15 Div_by2_Nbit #(.N(N)) Div (.b(w8),.a(a));
16
17 Mux_8x1_Nbit #(.N(N)) Mux (.s(s),.a(w1),.b(w2),.c(w3),.d(w4),.e(w5),.f(
    w6),.g(w7),.h(w8),.o(c));
18
19 endmodule
```

Test Bench

```
1 module TB_Top_assign1();
2
3     parameter M = 4;
4
5     reg [2:0] s;
6     reg [M-1:0] a;
7     reg [M-1:0] b;
8     wire [M-1:0] c;
9
10    Top_assign1 #(M) DUT(.a(a),.s(s),.b(b),.c(c));
11
12    initial
13
14    begin
15
16    /*      s = 3'b000; a = 4'b1001; b = 4'b1010;
17        #10
18        s = 3'b001; a = 4'b0100; b = 4'b1000;
19        #10
20        s = 3'b010; a = 4'b1001; b = 4'b1010;
21        #10
22        s = 3'b011; a = 4'b0100; b = 4'b1000;
23        #10
24        s = 3'b100; a = 4'b1110; b = 4'b0111;
25        #10
26        s = 3'b101; a = 4'b1110; b = 4'b0111;
27        #10
28        s = 3'b110; a = 4'b0011; b = 4'b0000;
29        #10
30        s = 3'b111; a = 4'b0110; b = 4'b0000;
31        #10;
32    */
33    repeat(20)
34    begin
35        s = $random();
36        a = $random();
37        b = $random();
```

```
38 #10;
39 #5 $display("%b, %b, %b, %b", s, a, b, c );
40 end
41 $finish;
42 end
43 initial
44
45
46
47 begin
48 $monitor("s = %b,a = %b,b = %b,c = %b", s, a, b, c );
49 end
50 endmodule
```

5 Simulation Results and Discussions



$s = 100, a = 0001, b = 1001, c = 1000$
 100, 0001, 1001, 1000
 $s = 011, a = 1101, b = 1101, c = 0010$
 011, 1101, 1101, 0010
 $s = 101, a = 0010, b = 0001, c = 1100$
 101, 0010, 0001, 1100
 $s = 101, a = 0110, b = 1101, c = 0100$
 101, 0110, 1101, 0100
 $s = 101, a = 1100, b = 1001, c = 1010$
 101, 1100, 1001, 1010
 $s = 110, a = 0101, b = 1010, c = 1010$
 110, 0101, 1010, 1010
 $s = 101, a = 0111, b = 0010, c = 1010$
 101, 0111, 0010, 1010

s = 111,a = 0010,b = 1110,c = 0001
 111, 0010, 1110, 0001
 s = 000,a = 0101,b = 1100,c = 0100
 000, 0101, 1100, 0100
 s = 101,a = 1101,b = 0101,c = 0111
 101, 1101, 0101, 0111
 s = 011,a = 1010,b = 0000,c = 0101
 011, 1010, 0000, 0101
 s = 000,a = 1010,b = 1101,c = 1000
 000, 1010, 1101, 1000
 s = 110,a = 0011,b = 1101,c = 0110
 110, 0011, 1101, 0110
 s = 011,a = 1011,b = 0101,c = 0000
 011, 1011, 0101, 0000
 s = 010,a = 1110,b = 1101,c = 0011
 010, 1110, 1101, 0011
 s = 111,a = 0011,b = 1010,c = 0001
 111, 0011, 1010, 0001
 s = 010,a = 1100,b = 0010,c = 1111
 010, 1100, 0010, 1111
 s = 010,a = 0001,b = 1000,c = 1111
 010, 0001, 1000, 1111
 s = 000,a = 1001,b = 1011,c = 1001
 000, 1001, 1011, 1001
 s = 110,a = 0110,b = 1110,c = 1100
 110, 0110, 1110, 1100

The circuit was found to be accurate on random inputs.

6 Conclusion

- Logic gates were implemented using verilog.
- These logic gates were connected into a circuit with a top level module.
- A test bench was made to verify the functionality and correctness of the verilog code with random inputs.
- The simulation was successful with zero errors.