

INDIAN INSTITUTE OF TECHNOLOGY TIRUPATI

Course No: EE206P

Name of the Lab: Digital Systems Laboratory

Academic Year/Semester: 2024/B.Tech 3rd Sem

ASSIGNMENT NUMBER: 02

Verilog HDL codes to perform some operations

MADHU SAI NAIK

POOJARI

EE23B039

PRATHAM CHINTAMANI

EE23B041

Instructor:

Dr. Vikramkumar Pudi

Lab Assistant:

Mr. Kumar Bellikatti

19-Aug-2024



Contents

1	Problem Statement	2
2	Objectives of the Experiment	3
3	Design Approach	3
4	Implementation	4
5	Simulation Results and Discussions	14
6	Conclusion	16

1 Problem Statement

Assignment-02

Write Verilog HDL code to perform the following operations?

S	Function	
000	$C = A + B$	A and B are N-bit signed
001	$C = A - B$	A and B are N-bit signed
010	$C = A > B$	A and B are N-bit unsigned
011	$C = A < B$	A and B are N-bit unsigned
100	$C = (A = B)$	A and B are N-bit unsigned
101	$C = A \times B$ (Unsigned)	A and B are N-bit unsigned
110	$C = A \times B$ (Signed)	A and B are N-bit signed
111	$C = A \times B + D$ (Signed)	A, B and D are N-bit signed
A, B, C and D are N-bit binary signed or Unsigned numbers. S is 3-bit binary number. The Default N size is 32-bits		

Deadline
Sept 19th , 2024



2 Objectives of the Experiment

To implement a logic code with logic gate modules, using verilog and to verify the output.

3 Design Approach

- Create code for different functions. Initially performing the code for 2 bits and to 4 bits. Finally to N bit.
- Create the final N bit code for the following operations.
- Create the test-bench for the following codes and test for some sample input.

4 Implementation

Full Adder as a building block

```
1 module Full_Adder(a,b,cin,sum,cout);
2   input a,b,cin;
3   output sum,cout;
4
5   assign sum = a ^ b ^ cin;
6   assign cout = (a&b) | (b&cin) |(cin&a);
7
8 endmodule
```

N-Bit Signed Ripple Carry Adder

```
1 module Signed_Adder_Nbit #(parameter N = 32)(a,b,cin,sum);
2   input [N-1:0]a,b;
3   wire [2*N-1:0]a1,b1;
4   input cin;
5   output [2*N-1:0]sum;
6   wire cout;
7   wire [2*N:0]w;
8   assign w[0] = cin;
9   assign a1 = {{N{a[N-1]}} ,a[N-1:0]};
10  assign b1 = {{N{b[N-1]}} ,b[N-1:0]};
11  genvar i;
12  generate
13    for (i = 0; i < 2*N; i = i + 1) begin
14      Full_Adder fa(.a(a1[i]),.b(b1[i]),.cin(w[i]),.cout(w[i+1]),.sum(sum[i])
15        );
16    end
17  endgenerate
18 endmodule
```

Full Subtractor as a building block

```
1 module Sub_1bit( input a, input b ,input bin ,output y,output bout);
2 assign y = a^b^bin;
3 assign bout= bin&(~(a^b))|(~a)&b;
4 endmodule
```

N-Bit Signed Subtractor

```
1 module Sub_Nbit#(parameter N=8) (a,b,bin,c);
2 input [N-1:0] a,b;
3 input bin;
4 output [2*N-1:0]c;
5 wire [2*N-1:0]a1,b1;
6
7 assign a1 = {{N{a[N-1]}} ,a[N-1:0]};
8 assign b1 = {{N{b[N-1]}} ,b[N-1:0]};
9
10 wire [2*N-1:0] bout;
11
12 genvar j;
13 generate
14
15 for (j = 0; j < 2*N; j = j + 1)
16 begin
17
18 if (j == 0)
19 begin
20 Sub_1bit s1 (.a(a1[j]),.b(b1[j]),.bin(bin),.bout(bout[j]),.y(c[j]));
21 end
22
23 else
24 begin
25 Sub_1bit s1 (.a(a1[j]),.b(b1[j]),.bin(bout[j-1]),.bout(bout[j]),.y(c[j]
    ]));
26 end
27
28 end
29 endgenerate
30
31 endmodule
```

N-Bit Greater-than Comparator

```
1 module Greater_Nbit #(parameter N =32) (a,b,y);
2 input [N-1:0] a,b;
3 output [2*N-1:0]y;
4
5 wire [N-1:0]e;
6 wire [N-1:0]g;
7 wire [N:0]f ;
8
9 assign e[N-1:0] = ~(a^b) ;
10 assign g[N-1:0] = a & ~b ;
11 assign f[0]= 0;
12
13 genvar i;
14 generate
15
16 for (i=0 ; i<N ;i=i+1 ) begin
17 assign f[i+1]= g[i] | e[i]&f[i] ;
18 end
19
20 endgenerate
21
22 assign y = {{2*N-1{1'b0}} ,f[N]};
23 endmodule
```

N-Bit Less-than Comparator

```
1 module Lesser_Nbit #(parameter N =32) (a,b,y);
2 input [N-1:0] a,b;
3 output [2*N-1:0]y;
4
5 wire [N-1:0]e;
6 wire [N-1:0]g;
7 wire [N:0]f ;
8
9 assign e[N-1:0] = ~(a^b) ;
10 assign g[N-1:0] = ~a& b ;
11 assign f[0]= 0;
12
13 genvar i;
14 generate
15
16 for (i=0 ; i<N ;i=i+1 ) begin
17 assign f[i+1]= g[i] | e[i]&f[i] ;
18 end
19
20 endgenerate
21
22 assign y = {{2*N-1{1'b0}} ,f[N]};
23 endmodule
```

N-Bit Equal to Comparator

```
1 module Equal_Nbit #(parameter N = 32) (a,b,y);
2
3 input [N-1:0]a,b;
4 wire [N-1:0] c;
5 output [2*N-1:0]y;
6
7 assign c = ~(a^b);
8 assign y = {{2*N-1{1'b0}} ,{&c}};
9
10 endmodule
```


N-Bit Multiplier Unsigned

```
1 module Multiplier_Nbit #(parameter N = 32) (a,b,y);
2
3 input [N-1:0] a,b;
4 output [2*N-1:0] y;
5
6 wire [2*N - 1:0] m [N-1:0];
7 wire [2*N - 1:0] s [N-1:0];
8 wire [N:0] c;
9
10 assign c[0] = 0;
11
12 generate
13 genvar i;
14 for (i = 0; i < N; i = i +1) begin : gen_m
15 assign m[i] = {{N{1'b0}}, a[N-1:0] & {N{b[i]}}, {i{1'b0}} };
16 end
17 endgenerate
18
19 Full_Adder_Nbit #(.N(2*N)) f1 (.a(m[0]), .b(m[1]), .cin(c[0]), .cout(c
    [1]), .sum(s[0]));
20
21 generate
22 genvar j;
23 for (j = 1; j < N-1; j = j+1)
24 begin : gen_adders
25 Full_Adder_Nbit #(.N(2*N)) f3 (.a(s[j-1]), .b(m[j+1]), .cin(c[j]), .
    cout(c[j+1]), .sum(s[j]));
26 end
27 endgenerate
28
29 assign y = s[N-2];
30
31 endmodule
```

N-bit Multiplier Signed

```

1 module Signed_Multiplier #(parameter N=32) (a,b,y);
2
3 input [N-1:0] a,b;
4 output [2*N-1:0] y;
5 wire [2*(N*N)-1:0] m;
6 wire [2*(N*N)-1:0] l;
7 wire [2*(N*N)-1:0] s;
8 wire [N-1:0] cin;
9
10 assign cin[0] =0;
11
12 genvar i ;
13 generate
14
15 for (i=0;i<N;i=i+1) begin
16 if (i==0) begin
17 assign l[(2*N*(i+1))-1 : 2*N*i] = {{{(N-i-1){1'b0}}, 1'b1 }, a&{N{b[i
    ]}}, {i{1'b0}}}};
18 end
19 else begin
20 assign l[(2*N*(i+1))-1 : 2*N*i] = {{(N-i){1'b0}}, a&{N{b[i]}}, {i{1'b0
    }}}};
21 end
22
23 end
24 endgenerate
25
26
27 genvar j ;
28 generate
29
30 for (j=0;j<N;j=j+1) begin
31 if (j==0) begin
32 assign m [(2*N*(j+1))-1 : 2*N*j] = {l[ 2*N-1 : N+1], l[N], ~l[N-1], l[N
    -2 : 0]};
33 end
34 if (j==N-1) begin

```

```

35 assign m [(2*N*(j+1))-1 : 2*N*j] = {1'b1,1[(2*N*(j+1))-2], ~1[(2*N*(j
    +1))-3 : 2*N*j+j], 1[2*N*j+j-1 : 2*N*j]};
36 end
37 else begin
38 assign m [(2*N*(j+1))-1 : 2*N*j] = {1[(2*N*(j+1))-1 : (2*N*(j+1))-1-N+j
    +1], ~1[(2*N*(j+1))-1-N+j], 1[(2*N*(j+1) )-1-N+j-1 : 2*N*j]};
39 end
40
41 end
42 endgenerate
43
44 assign s[(2*N )-1:0] = m[2*N-1:0];
45 genvar k;
46 generate
47
48 for (k=0;k<N-1;k=k+1) begin
49 Full_Adder_Nbit #(.N(2*N)) f1 (.a( s[2*N*(k+1)-1:2*N*k]),
50     .b( m[2*N*(k+2)-1:2*N*(k+1)]),
51     .sum(s[2*N*(k+2)-1:2*N*(k+1)]),
52     .cin(cin[k]),
53     .cout(cin[k+1])
54 );
55
56 end
57 endgenerate
58
59
60 assign y[2*N-1:0] = s [2*(N*N)-1:2*N*(N-1)];
61
62 endmodule

```

N bit Multiplier Followed by 2N-bit adder

```

1 module AB_C #(parameter N = 32) (a,b,c,d);
2
3 input [N-1:0] a,b;
4 input [2*N-1:0] d;
5 output [2*N-1:0] c;
6 wire [2*N-1:0] e;
7 wire cout;
8
9 Signed_Multiplier #(N) f1(.a(a),.b(b),.y(e));
10 Full_Adder_Nbit #(2*N) f2 (.a(e), .b(d), .cin(1'b0), .cout(cout), .sum(
    c));
11
12 endmodule

```

Mux_8x1_Nbit

```

1 module Mux_8x1_Nbit #(parameter N = 32) (s,a,b,c,d,e,f,g,h,o);
2 input [2:0] s;
3 input [2*N-1:0] a,b,c,d,e,f,g,h;
4
5 output [2*N-1:0] o;
6
7 assign o = (s == 3'b000) ? a:
8     (s == 3'b001) ? b:
9     (s == 3'b010) ? c:
10    (s == 3'b011) ? d:
11    (s == 3'b100) ? e:
12    (s == 3'b101) ? f:
13    (s == 3'b110) ? g:
14    h;
15
16 endmodule

```

TOP LEVEL

```
1 module Top_assign2 #(parameter N =32) (a,b,d,c,s);
2 input [N-1:0]a,b;
3 input [2*N-1:0]d;
4 input [2:0]s;
5 output [2*N-1:0]c;
6
7 wire [2*N-1:0] e,f,g,h,i,j,k,l;
8
9 Signed_Adder_Nbit #(N) fe (.a(a),.b(b),.cin(1'b0),.sum(e));
10 Sub_Nbit #(N) ff (.a(a),.b(b),.y(f),.bin(1'b0));
11 Greater_Nbit #(N) fg (.a(a),.b(b),.y(g));
12 Greater_Nbit #(N) fh (.a(a),.b(b),.y(h));
13 Lesser_Nbit #(N) fi (.a(a),.b(b),.y(i));
14 Multiplier_Nbit #(N) fj (.a(a),.b(b),.y(j));
15 Signed_Multiplier #(N) fk (.a(a),.b(b),.y(k));
16 AB_C #(N) fl (.a(a),.b(b),.d(d),.c(c));
17
18 Mux_8x1_Nbit #(N) m (.s(s),.a(e),.b(f),.c(g),.d(h),.e(i),.f(j),.g(k),.h
    (l),.o(c));
19
20 endmodule
```

TEST BENCH

```
1 module TBTOP_assign();
2
3     parameter M = 4;
4
5     reg [2:0] s;
6     reg [M-1:0] a;
7     reg [M-1:0] b;
8     reg [2*M-1:0] d;
9     wire [M-1:0] c;
10
11     Top_assign1 #(N(M)) DUT(.a(a),.s(s),.b(b),.c(c).d(d));
12     repeat(20)
13 begin
14     s = $random();
15     a = $random();
16     b = $random();
17     d = $random();
18     #10;
19     #5 $display("%b, %b, %b, %b,%b", s, a, b, d,c );
20 end
21 $finish;
22 end
23 initial
24
25
26
27 begin
28 $monitor("s = %b,a = %b,b = %b,d = %b,c = %b", s, a, b, d, c );
29 end
30 endmodule
```

All the modules have been constructed to handle 2N bit output to accommodate the multipliers in the mux

5 Simulation Results and Discussions

/Signed_Adder_Nbit/a	-14	(2)	-14
/Signed_Adder_Nbit/b	6	(6)	
/Signed_Adder_Nbit/a1	-14	(2)	-14
/Signed_Adder_Nbit/b1	6	(6)	
/Signed_Adder_Nbit/cin	0		
/Signed_Adder_Nbit/sum	-8	(8)	-8
/Signed_Adder_Nbit/cout	z		
/Signed_Adder_Nbit/w	12	(12)	

Figure 1: signed adder

	Msgs		
/AB_C/a	15	9	15
/AB_C/b	-45	-13	-45
/AB_C/d	12	5	12
/AB_C/c	-663	-112	-663
/AB_C/e	-675	-117	-675
/AB_C/cout	0		

Figure 2: $C = AB + D$

- All the modules were found to be working correctly.
- The output for each individual module was obtained.
- However, due to the size discrepancies in the top module, the final output was not obtained.

/Greater_Nbit/a	2	3	2
/Greater_Nbit/b	1	3	1
/Greater_Nbit/y	1	0	1
/Greater_Nbit/e	-4	-1	-2
/Greater_Nbit/g	2	0	2
/Greater_Nbit/f	-4	0	-4

Figure 3: N-bit Greater Than comparator




Figure 4: N-bit Lesser than comparator




Figure 5: N-bit equal to comparator

6 Conclusion

- Logic for the operations were implemented using verilog HDL code.
- These codes were connected to each other, like the full adder was used in both subtractor and multiplier.
- A test bench was made to verify the functionality and correctness of the verilog code with random inputs.
- The simulation was successful with zero errors.