


Application Note for
2 Stage CMOS OPAMP (avsdopamp 3v3)


By

Mrs. Madhuri Hemant Kadam


Application Note-1 for op-amp (avsdopamp 3v3)




Application Note-2 for op-amp (avsdopamp 3v3)







avsdopamp 3v3 Pin layout and preferred dimensions




avsdopamp 3v3 Transient Response


VINPp-p < 100mv, 0deg ph


VINMp-p < 100mv, 180 deg ph



avsdopamp 3v3 Frequency Response



avsdopamp 3v3 Plots and values needed

- 1) CMOS OPAMP Bias voltage $V_{BIAS} = 3.9\text{ V}$ with $I_{BIAS} = 20\text{ }\mu\text{A}$
- 2) OPAMP open loop gain = 63 dB
- 3) Unity Gain Bandwidth = 5 MHz
- 4) Common mode rejection ratio (CMRR) = 65 dB
- 5) Power dissipation = 590 μW