

MODULE - 1

8086 Microprocessor

Salient features

- Madhusri J
Asst. Professor
Dept of CSE
- (a) Intel 8086 is the first 16-bit processor released in the year 1978. 8086 was designed using HMOS technology and has 40 pins.
- (b) 8086 requires an external clock source with 33% duty cycle.
- (c) 8086 has 16 bit data bus and 20 bit address bus, it can directly address upto 1 Mbyte of memory space.
- (d) It can generate 16-bit address for I/O devices. Hence it can generate $64K (2^{16})$ I/O addresses.
- (e) 8086 has fourteen 16-bit registers.
- (f) 8086 operates in two modes maximum mode and minimum mode.

In minimum mode, the system is called uniprocessor system.

In maximum mode, the system is called multiprocessor system.

Pipelining

CPU processing can be made faster by:


- Increasing working frequency.
- Changing internal architecture of the CPU.

The technology and the materials used in making ICs (integrated circuits) determine the working frequency.

execute it.

In 8086, idea of pipelining is used where the CPU can fetch and execute at the same time.

Internal architecture of 8086 is as follows:
 It consists of two sections: the execution unit and bus interface unit (BIU).
 Execution Unit | Bus Interface Unit (BIU)




These sections work simultaneously.
 Bus interface unit (BIU) is the interface to the external memory and peripherals.
 ① It sends addresses to memory & I/O devices
 ② It fetches instructions from memory.
 ③ It supports instruction queueing.

Instruction queue

Instruction queue of 8086 is 6-bytes long. The instructions are fetched ahead of execution unit from the memory and are queued up. This helps in speeding up of execution - known as Pipelining.

Pipelining



Instruction 2 is fetched when inst 1 is being executed and so on.

* whenever a jump instructions are executed, the BTO is flushed out the instruction queue and a new instruction is fetched from new location in memory. In this situation EV is idle. This is referred to as branch penalty.

Segment registers CS, ES, SS, DS holds the starting address of the segments used.

Execution Unit

→ EU executes the instructions in the instruction queue. ALU performs the arithmetic and logical operations. Register stores the information temporarily. There are nine flags in 8086.

Registers

Information stored in the registers can be one or two bytes. The registers can be grouped into four categories.

| General Purpose | 16 | AX, BX, CX, DX |
|---------------------|----|---|
| Pointer | 16 | SP (Stack pointer) BP (Base pointer) |
| Index | 16 | SI (Source Index) DI (Destination Index) |
| Segment | 16 | CS, DS, ES, SS |
| Instruction pointer | 16 | IP |
| Flag | 16 | FR (Flag Register) |

The general purpose registers in 8086 microprocessor can be accessed as either 16 bit or 8 bit registers.

AX → Accumulator
 BX → Base addressing register
 CX → Counter in loops
 DX → Points to data I/O operations.

Program segments

→ With 20 address lines, the maximum address memory of 8086 is $2^{20} = 1\text{MB}$.
 → The total memory of 1MB is divided into 16 64KB blocks. Each 64KB block of memory is referred to as a segment.
 → Each segment begins on an address evenly divisible by 16.
 → An assembly language program consists of at least one segment.

(3)

: a code segment
data segment
stack segment

Code segment consists of assembly language instructions that performs the tasks that the program uses designed to accomplish.

Data segment is used to store information (data) that needs to be processed by the instructions in the code segment.

Stack segment is used by the CPU to store information temporarily.

→ These segments occupy a part of the memory segments of 64k each.

→ Hence 8086 can handle a maximum of 64k of code, 64k of data and 64k of stack at any given time

Logical address and Physical address

In 8086, there are three types of addresses
→ the physical address
→ the offset address
→ the logical address.

Physical address is the 20 bit address on the address pins of 8086 MP. This address is in the range of 00000h to FFFFFh.

Offset address is a location within a 64-kbyte segment range. It ranges from 0000h to FFFFh.

Logical address consists of a segment value.

Code segment consists of the instructions it has to be executed.

→ 8086 fetches instructions from the code segment

→ Logical address consists of CS (code segment) as an IP (offset address). This is shown in the format CS:IP.

→ Physical address is generated by shifting the code segment (CS) i.e. the segment value to left and adding the value of IP to it.

→ The resulting physical address is 20 bit add

Consider, CS = 2500 IP = 95F8h.
 Logical address = 2500:95F3 CS:IP.

Physical address is calculated as follows

CS

| | | | |
|---|---|---|---|
| 2 | 5 | 0 | 0 |
|---|---|---|---|

Shift left CS

| | | | |
|---|---|---|---|
| 2 | 5 | 0 | 0 |
|---|---|---|---|

Add IP

| | | | |
|---|---|---|---|
| 9 | 5 | F | 3 |
|---|---|---|---|

25000 + 95F3

Physical address = 2E5F3

CS holds the starting address of code segment

If CS = 2000

Starting address of code segment, offset = 0000h
 i.e., 20000h + 0000h.

= 20000h.

Ending address of code segment, offset = 0FFFFh
 i.e., 20000h + FFFFh.

= 2FFFFh.

Ending address offset is FFFFh because each segment size is 64K (FFFFh).
 IP is the default segt to carry the offset address of code segment.

Data segment

→ The case of the memory that stores only the data is called the data segment.

→ Data segment uses the register DS for starting address. Offset value or address is stored in BX, DI, SI or 8, 16 bit number.

The register is used to for a register holding an offset address.

Consider the example.

DS = 5000

MOV BX, 0200h

ADD AL, [BX]

| | |
|----|-------|
| 14 | 0202h |
| 13 | 0201h |
| 12 | 200h |

Here BX is enclosed in the square brackets. The brackets indicate, the operand represents the address of the data and not the data itself.

AL = 0 after, add AL, [BX]

AL + 12

Therefore AL = 12h

Physical address of data segment

→ Physical address is calculated by shifting DS one hex digit and adding the offset value.

MOV AX, [BX] DS = 5000h BX = 200h

Physical address = $5000 \times 10h + BX$

= $50000 + 200 = 50200h$

Content of address 50200h is moved to AX.

Little endian convention

MOV AX, 53F5 mov [1500], AX

Low byte of the data, goes to low memory address. High byte goes to high memory address.

→ Stack is a section of read/write memory used by the CPU to store information temporarily. As the no. of registers is limited, CPU needs this store area to store data temporarily.

→ The disadvantage of stack is its access time.

→ Two main registers used to access stack are

SS (Stack segment) and SP (Stack pointer)

→ The stack pointer (SP) points at the current memory location used for the top of the stack. After the data is pushed onto the stack, the stack pointer SP is incremented.

When the data is popped off the stack, the stack pointer (SP) is decremented.

→ Any register can be used to push or pop data from the stack. It has to be entire 16-bit register.

Eg Push AX is valid.


Push AL is invalid as AL is 8 bits.

→ The SP points to top of the section and it goes downwards from upper address to lower address. This is opposite to the instruction pointer which gets incremented after each instruction is executed. This is ensure that code section and stack section never write over each other, thus they are located at opposite ends of memory.

Pushing onto the stack.


Consider $SP = 1236$, $AX = 24B6$, $DI = 85C2$.

1. $PUSH AX$




Initially SP is pointing to top of the stack 1236

after $PUSH AX$, the SP is decremented by 2 and is pointing to 1234 (top of the stack).



After $PUSH AX$

2. $PUSH DI$




Initially SP is pointing to top of the stack 1234
after $PUSH DI$, SP decrements by two & points at 1232

Popping of the stack


Consider $SP = 1232$

After every POP , the stack pointer decrements by 2 and the contents are 2 bytes on the top of the stack are copied to the register specified.

After $POP AX$



$AX = 85C2$



Initially SP is pointing to 1232, after $POP AX$ the contents on the top are transferred to AX and SP is decremented by 2.

→ Locations 40000h to BFFFh is set for video. The amount of memory used and location vary depending on the video board installed.

ROM

→ Total 256K bytes is assigned for ROM. Out of this only 64K bytes are used by BIOS (Basic Input/Output System). Remaining space is used by various adapters cards.

→ Permanent (non-volatile) memory holds the program to tell the CPU what to do when the power is on.

→ BIOS RAM contains programs to test the components connected to CPU and allows the window to communicate with peripheral devices such as keyboards, video, printer and disk.

→ BIOS tests all the devices connected to the PC when the computer is turned on and reports any errors.


Flag Register

→ Flag Register is a 16-bit register also referred as the status register.

→ There are nine flags in 8086

→ Six of the flags are conditional flags which indicate some condition that resulted after an instruction execution.

RSP (Stack Pointer): RSP also referred as ESP, SP address the stack. The stack memory stores the data through this pointer. RFlags: Flags indicate the condition of the microprocessor and control its operation.



C (Carry): Holds the carry after addition or the borrow after subtraction.
P (Parity): Parity is the count of number of ones in a number. Parity is 0 for odd parity and 1 for even parity. Eg: 00011100 - It is odd parity as there are 3 ones.
A (Auxiliary): It holds the carry and borrow for addition and subtraction between the bit positions 3 and 4.

Z (Zero): Z=1 if the result of arithmetic or logical operation is zero and Z=0 if result is not zero.

is set or negative, if $S=0$, the sign bit is cleared or positive.

T (Trap): Trap flag enables trapping through an on-chip debugging feature. (Prgm is debug if $T=1$ - The microprocessor ^{indicated by} interrupts the flow of program as debug registers & until regis If $T=0$ trapping is disabled.

IF (Interrupt): Interrupt flag controls the operation of the INTR. If $I=1$, INTR is enabled. If $I=0$, INTR is disabled.
Eg: STI (set I), CLI (clear I).

D (Direction): Direction flag sets the DI / SI registers in increment or decrement mode during instructions.
If $D=1$, registers are decremented.
If $D=0$, registers are incremented.

Eg: STB (set D), CLD (clear D)

O (Overflow): An overflow indicates the user has exceeded the capacity of machine. $O=1$, when overflow occurs.

IOP (I/O privilege level): IOP is used to set the privilege level for I/O devices.



| | | |
|--------|----------|--------|
| Name : | Branch : | Date : |
|--------|----------|--------|

Name : _____
Title : _____

Branch :

Batch :
Date :

Date : _____

BIT Employees Consumer Co-Operative Society Ltd., Bangalore

=large register affected

MOV BH, 38h.

ADD BH, 2Fh.

| | | | |
|------|-------------|------|--|
| 38 | 0011 | 1000 | |
| + 2F | 0010 | 1111 | |
| | <u>0110</u> | 0111 | |

CF=0
AF=1
SF=0
ZF=0

SF=0

MOV AX, ~~24~~ 34F5h.

ADD AX, 95E8h.

| | |
|----------------------------|--|
| 0011 0100 1111 0101 | |
| <u>1001 0101 1110 1011</u> | |
| 1100 1010 1110 0000 | |

CF=0
AF=1
SF=1
ZF=0

PF=0

Register
immediate
direct.
register indirect

MOV bx, AAAAh

ADD bx, 5556h.

| | | | | |
|-------------|------|------|------|--|
| 1010 | 1010 | 1010 | 1010 | |
| 0101 | 0101 | 0101 | 0101 | |
| <u>0101</u> | 0101 | 0101 | 0101 | |
| 0000 | 0000 | 0000 | 0000 | |

CF=1
AF=1
ZF=1
PF=1
SF=0

SF=0

ZF=1

PF=1

AF=1

ZF=1

based relative
indirect relative.
based indirect relative.

Addressing modes

Data addressing modes

The data addressing modes are explained with the MOV instruction.

The data addressing modes are as follows:

Register addressing:

Transfers a copy of a byte or word from the source register ~~or memory~~ to destination register ~~or memory~~. The registers used must be of same size. Segment-to-segment register addressing is not allowed.

Examples:

MOV AL, BL → copies BL into AL.

MOV AX, CX

MOV SP, BP

MOV DS, AX

MOV ECX, EBX (80386)

Immediate addressing

Transfers the immediate byte or word of data into the destination register or memory. Immediate data are the constant data.

Eg: MOV EAX, 13456h → Copies the immediate data 13456 into the register EAX

MOV BL, 44h

MOV CH, 100 → Copies a 100 decimal (64H)

Madhu: J


Dpt of CSE

It moves a byte or word between memory location and the register. The two forms of direct data addressing is,

1. Direct addressing
2. Displacement addressing

Direct addressing is used between the memory location and AL, AX or EAX.

Eg: `MOV AL, DATA` → loads AL with data seg memory location data (1234h). Data is the symbolic name of the actual location (1234h).



`MOV Number, AL`
`MOV sum, EAX`

Displacement addressing

Displacement addressing is four byte wide. Eg: `MOV CH, [1234h]` → The data pointer by `DS*10 + 1234h (disp)` is transferred to CH register. `MOV CH, CS:[1234h]`


4.

Register Indirect addressing

Register indirect addressing all data to be addressed at any memory location through an offset address held at any of the following registers: BP, BX, DI and SI.

Eg: `MOV AX, [BX]` → BX contains the offset address 2000h. So the real address is $10000 + 2000h = 12000h$. The content of the `DS = 1000h`

location [12000h] is moved to AX




Data segment uses the default registers, BX, DI, SI with registers indirect addressing.
BP is used by the stack segment.

Base plus index Addressing

Base plus index addressing because it addresses memory indirectly. It uses one base register (BP or BX) and one index register (DI or SI) to indirectly address memory. The base register holds the beginning location of memory, while index register holds relative position.

Eg: mov DX, [BX + DI]. If BX = 1000h, DI = 0010h and DS = 0100h, the memory address is $01000 + 1000 + 0010 = 02010h$. So the data from address memory location 02010h is moved to DX.



MOV CH, [BP+SI]
MOV [EA+EBX], ECX.

6 Register Relative Addressing

In register relative addressing, data in the memory are addressed by adding the displacement to the contents of base or a index register.

Eg: MOV BX, [BX+1000h]

BX = 0100h, DS = 0200h. Address generated is $02000 + 0100 + 1000 = 03100h$.

A displacement can also be the offset address appended to the front of [].

Eg: MOV AL, data[DI] → Memory location is addressed by the sum of data + DI and its contents are moved to AL.

Eg: MOV AX, [DI+100h]

MOV List [SI+2], CL.

7.

Base Relative Plus Index Addressing

Here, the data is addressed by using base register + index register and the displacement.

Eg: MOV AX, [BX+SI+100h] BX = 0020 SI = 0010

EA = $0020 + 0010 + 10000 + 100 = 10130h$
DS = 10001

Eg: `mov dh, [BX+DI+20h]`

`mov ax, File [BX+DI]` → memory location is addressed by the sum of file + BX + DI and contents are moved to ax.

Scaled index addressing.

This addressing mode is present in 80386 through Pentium-4. Scaled index addressing uses a base register and the index register to access memory. The second register is multiplied by a scaling factor. The scaling factor can be 1x, 2x, 4x, 8x. 1x scaling factor is implied and need not be included. Eg: `mov al, [BX+ECX]`

Scaling factor 2x is used when memory is word sized. Eg: `mov ax, [EDI+2*ECX]`
4x is for double word sized memory arrays
8x is for quad word sized — — —

Program memory addressing modes.
consists of three distinct forms: direct, relative and indirect.

Direct Program memory addressing.
The instructions with direct program memory addressing store the address with the opcode. Usually the memory address is stored as the label. Eg: `JMP NEXT`

The term relative means "relative"
the instruction pointer (IP).

Eg: JMP [2] → The address in relation to the instruction pointer is a 2 that adds to the instruction pointer: One byte displacement is used in short jump. Two byte displacement is called near jump. Both types are considered instruction jumps.

Relative JMP and CALL instructions contain either 8-bit or 16-bit displacements.

Indirect Program memory addressing.

Program Indirect JMP and CALL instructions use any 16-bit register or any register relative with displacement.

Eg: JMP AX → jumps to current code segment location addressed by contents of
JMP TABLE[BX]

STACK memory addressing modes.

Eg: PUSHF

POPF

PUSH AX

POP BX

PUSH DX

Assembly Language Programming

→ Assembly language has the following fields:

Label: mnemonic [operands] [; comments]

→ Assembly language program is a series of lines or statements which are instructions or the directives.

→ The assembly language mnemonic (instruction) and operands field together perform the work of the program and accomplish the tasks for which program was written. Machine code is generated for the instructions.

→ Directives give directions to the assembler about how it should translate assembly language instructions into machine code. They are used by the assembler to organize the program as well as other output files. Machine code is not generated.

→ Comment field begins with a ";".

Model definition

→ The Model directive - selects the size of the memory model. MODEL selects among the following memory model are SMALL, MEDIUM, COMPACT, LARGE

MODEL SMALL : This directive defines small model.

The small model uses a maximum of 64K bytes of memory for code and another 64K bytes for data.

MODEL TINY : Data and code must fit into 64K bytes

but code can exceed 64K Bytes

MODEL LARGE : Both data and code can exceed 64K bytes

Segment definition

The x86 CPU has four segments registers.

CS (code segment), DS (data segment), SS (stack segment), ES (extra segment)

→ Assembly language statements are grouped into segments in order to be recognized by the assembler and consequently by the CPU.

→ The program normally consists of at least the segments: The stack segment, code segment, data segment.

STACK ; marks beginning of the stack segment
DATA ; marks beginning of data segment
CODE ; marks beginning of code segment

→ One can write and assemble language programs that use only one segment.

Assemble, Link and Run the program.

The three steps to create an executable assembly language program are outlined as follows.

1. Step Edit the program
Program Editor
File.asm
File.~~obj~~
File.exe
2. Assemble the program
TASM
File.asm
3. Link the program
LINK
File.exe

map file.

- When there are many segments for code and data, we can see where each segment is located in the memory and how many bytes are used by each segment.

Madhus. J

Dept of cse


BIT

.crt file
 — The .crt file provides an alphabetical list of all symbols and labels used in the program as well as program line numbers in which they are referenced.

`> myfile.lst`

.lst file
 — The .lst file is very useful to programmers because it lists all the opcodes and offset addresses as well as error messages detected.

→ .ASM source file is assembled using Exam, and the assembler will produce an object file and a .lst file along with other files that may be useful to the programmer.
 → Object file with the extension .obj is the input to the LINK program, that produces the executable program that ends in .exe



Real mode and Protected mode.

1114 we have 486 & 486P for 80486 inst
586 and 586P for Pentium instruction set

1. Page & title.

This directive help to control format of assembled program.

Page: The page directive at the start of the program specifies the maximum number of lines to list on a page and maximum no of characters on each line.

Format: Page [length], [width]

Title: It is to write the title of the program on each page.

Format: Title Text

2. Model.

There are six models ranging from tiny to huge. To designate a model use model followed by the size of memory system

Tiny model - requires code and data fit into one 64KB memory segment.

Small model - requires only one data segment and one code segment for a total of 128KB.

3. Startup - If startup directive is used, the

may be followed by mov dx, ax can be

4. Segment and ends. C++ segment comprises
 It is more structured than the macro method. These directives are used to identify a group of data items or instructions. SEGMENT indicates start of segment & ENDS indicates end of segment.

Format: name SEGMENT
 name ENDS
 code ENDS

Eg: code SEGMENT
 code ENDS

5. PROC & ENDP.
 → This directive indicates the start and end of the procedure. PROC and ENDP require a label to indicate the name of the procedure.
 → The PROC directive indicating start of procedure must be followed by NEAR or FAR.

Format: name PROC near/far
 Near: procedure resides in the same code segment. Far procedure may reside in any location in the memory system.
 → Often near procedure is called local and far procedure is called global.

6. ASSUME
 → ASSUME directive tells the assembler that what names have to be chosen for code in stack, extra segments.
 → ASSUME statement is only used with segment definitions.
 Eg: ASSUME CS:code; ES link code area

some other module.

10. EXTRN. → This directive informs the assembler that the name or label following this directive is present in some other module.

→ Data definition directives - they create storage space at the assembly time.
DB → define byte
DW → define word
DD → Double word

9. DUP
→ Used to initialize several locations to duplicate basic data definition n no. of times
format: name datatype n DUP (value)
Eg: Array DB 10 dup(10).

8. ORG
→ The ORG ensures that the data in the data segment originates from the offset 300h onwards.
Data ends.
ORG 300h
Eg: Data segment

7. EQU
→ ORG assembler directive is used to set the starting of the memory allotment of the segment.

→ Equate (EQU) directive equates a numeric, ASCII ^{to} label. Equate makes the program clear.
Eg: PI EQU 3.1415

→ so when we use labels by other modules.

Eg: for PUBLIC & EXTERN.

```

.model small
.data
EXTERN array: FAR
.code

```

```

EXTERN readKB: FAR

```

```

mov ax, @data

```

```

mov dx, ax

```

```

mov cx, 0Ah

```

```

mov si, offset array

```

```

mov: call readKB

```

```

mov [SI], al

```

```

inc SI

```

```

loop next

```

```

END

```

Link lab

12. MACRO and ENDM

→ A macro is a group of instructions that perform one task.

→ All instructions defined in a macro is inserted in the program at the point of usage. MACRO and ENDM marks the starting and end of the macro sequence.

Eg: Name MACRO A, B

ENDM

Macro name is Name, Parameters used - A, B.

No label is placed before & after ENDM.

13. OFFSET → It is used to refer to the memory indirectly.

Eg: mov BX, offset data

The above instruction copies the offset address of data into BX.

14. LENGTH

→ This is used to refer to the length of the data array or string.

Eg: mov CX, length array → This on execution will substitute the length of the array in bytes to CX register.

15. LOCAL

Variables/constants or procedures declared local in a module are to be used only by that module.

Eg: local a, b, data, array.

16. SHORT

→ Indicates that only one byte is required to code the displacement for a jump (-128 to +127 bytes)

otherwise assembler may reserve two bytes for displacement. Eg: JMP SHORT label.

17. PIR

→ The operand PIR is prefixed by byte or word → If prefix is byte then that variable or memory operand is 8 bit quantity.

Eg: mov al, byte PIR[SI]; moves memory location addressed by SI (8 bit) to al.

inc byte PIR[BX]; increments by a byte.

allows jumps or branches to memory locations within +127 to -128 bytes from the address following the instruction.

(a) Short jump - It is a 2-byte instruction that

→ Three types of JMP instructions

→ Unconditional jump (JMP) jumps to a specified address to get the next instruction.

JMP allows the programmer to skip section of a program and branch to any part of the memory for the next instruction.

1. JMP (jump)

Program control instructions - These are also called program execution transfer instructions or branch instructions.

| Macro | Procedure |
|--|---|
| <p>Accessed during assembly time.</p> <p>Machine code is generated each time macro is called.</p> <p>Occupies more memory.</p> <p>Execution is fast.</p> <p>Do not use stack & can define memory location locally.</p> | <p>1. Accessed by call and RET instruction.</p> <p>2. Machine code is generated only once and placed in memory.</p> <p>3. Less memory.</p> <p>4. Execution is slow since it involves PUSH & POP.</p> <p>5. Uses stack & cannot define memory locations locally.</p> |

(b) Near jump - Allows branch or jump within $\pm 32KB$ from the instruction in the current code segment. 3 byte instruction.

(c) FAR jump - Allows jumps to any memory location within read memory system. 5 byte instruction.
 eg: EXTRN up: FAR; Different module start: ADD AX, 1
 JMP UP.

Near & short jumps are intra-segment, FAR jump is called inter-segment jump.
 eg: JMP AX \rightarrow copies the contents of AX register to IP when JMP occurs.

JMP CONTINUE \rightarrow Jumps to label continue.
 Jump can be forward and backward.

Conditional Jumps.

\rightarrow Conditional jumps are always short jumps in 8086.

\rightarrow Conditional jumps, jump to a specified address with some conditions in flag bits.

\rightarrow The following flag bits are tested

sign (S), zero (Z), carry (C), parity (P), overflow (O)

\rightarrow Conditional jumps are used after CMP, ADD, SUB, INC, DEC instructions.

eg: JC \rightarrow will jump if carry bit is set.

Some of conditional jump instructions.

(i) JA/JNBE: jump if above / jump if not below or equal.
 i.e., CF=0, ZF=0

(ii) JAE/JNBE: jump if above or equal / jump if not at

(3) JBE / JNB : jump if below or equal / jump if not below
 $CF=1$ and $ZF=0$ or equal
 $CF=0$ and $ZF=1$ if not above

- (5) JC : jump if $CF=1$.
- (6) JE/JZ : jump if equal i.e. $ZF=1$.
- (7) JNE : jump is not equal i.e. $ZF=0$.
- (8) JO : jump if overflow occurs : $OF=1$.
- (9) JP : jump if parity flag is set $P=1$.
- (10) JG/JNLE : jump on greater $ZF=0, CF$
- (11) JS : jump if sign flag is set $SF=0$.
- (12) JL : jump if less than ~~than~~ $SF=1$.

2. LOOP

→ Loop through a sequence of instructions until $CX=0$.
 → Loop instruction is the combination of decrement and JNZ conditional jump.
 → No. of times loop iteration is required to be executed is placed in CX register, everytime loop is executed CX is decremented by 1. Loop effects no flags.
 Format : LOOP, label.

Conditional loops

Loop instruction has two conditional forms:

LOOPE and LOOPE
 → jumps if $|CX|=0$. If will exit the loop
 condition is not equal or if $CX=0$.
 LOOPNE → exits if condition is equal or if $CX=0$

Procedures

- Procedures are group of instructions that usually perform one task.
- It is the reusable section of the software that is stored in memory once, but used as often as necessary.
- The disadvantage is it takes some amount of time to link to the procedure and return from it.

CALL instruction and RET instruction

- The call instruction transfers the flow of the program to the procedure.

→ It also saves the return address on the stack.

Near call → If the call is made to the procedure in the same segment as the calling program, then it is near call.

Far call → If the call is to the procedure in the segment other than calling program, it is far call.

Near call → 3 bytes long instruction. When call executed it pushes offset address of next instruction stored in IP to stack and transfers control to procedure.

Far call → 5 byte instruction. When executed places contents of both IP and CS on the stack.

Call with reg operands: CALL BX → It pushes IP into stack and jumps to the offset address located in register BX.

NEAR RET — removes 16-bit number from the stack and places it in IP
FAR RET — removes 32-bit number from stack and places it in IP and CS
 The new location is the address of the instruction that immediately follows the call instruction.
RET 6 — Here the stack pointer increments by the number after popping of IP from the stack.
 i.e., after popping RET 6, SP value will be $SP + 6$. This is to compensate local parameters created.

INTRODUCTION TO INTERRUPTS

An interrupt is generated by in three ways:

- (a) Hardware interrupt — Derived from a hardware signal. NM_I, INTR pin
- (b) Software interrupt — Derived from execution of an instruction. INT xx
- (c) Exceptions — result of execution of some instructions like divide by zero etc

Interrupt is said to occur when currently executing program is interrupted.

Interrupt vector table

→ CPU processes the interrupts using interrupt vector table (IVT) which has the addresses of interrupt service routines for different interrupts

→ A interrupt vector is a four-byte number stored in first 1024 bytes of memory in real mode.

→ In protected mode interrupt descriptor table used which has eight entries but during the

Types of Instructions.

MODULE - 2

①

All instructions of 8086 can be put under one of the following types.

A) Data Transfer Instructions

(i) General purpose byte/word transfer instructions

MOV, PUSH, POP, XCHG, XLAT

(ii) Special address transfer instructions

LEA, LDS, LES.

(iii) Flag transfer instructions

EAHF, SAHF, PUSHF, POPF

(iv) Simple i/p o/p transfer instructions

IN, OUT.

B) Arithmetic Instructions

(i) Addition

ADD, ADC, INC, AAA, DAA

(ii) Subtraction

SUB, SBB, DEC, NEG, DAS, AAS, CMP, CBW, CWD

(iii) Multiply

MUL, IMUL, AAM.

(iv) Division

DIV, IDIV, AAD

C) Bit manipulation instructions

(i) Logical

AND, NOT, OR, XOR, TEST

(ii) Shift

SAL, SHL, SAR, SHR.

Control transfer instructions

(i) Conditional - JC, JNC, JZ, JNZ, JP, JPO, JG, JGE, JO, JS, LOOP.

(ii) Unconditional - JMP, call, ret.

E) Processor control instructions

CLC, CMC, STC, CLD, STD, CLI, STI, HLT, WAIT, LOCK, NOP.

F) String manipulation instructions

- Used with the prefix REP, REPE, REPNE, MOVSB, CMPSB, LODSB, STOSB, SCASB.

G) Interrupt instructions

INT xx, IRET, INT3, INTO.

Unsigned addition and subtraction

Addition of unsigned numbers.

ADD destination, source ; destination

= destination + source.

→ Destination operand can be a register or in memory

→ Source operand can be register, memory or immediate

→ ZF, SF, AF, CF, PF are the flags affected

Eg: ADD AX, BX.

ADD AL, 0Bh.

Add with carry (ADC)
ADC - add the bit in the carry flag (C) to the operand data and result is stored in destination.

model small

data

count equ 05

data db 125, 235, 197, 91, 48.

sum dw ?

mov cx, code.

mov ax, @data

mov ds, ax

mov cx, count

mov si, offset data

mov ax, 00

back: add al, [esi]

JNC over

INC AH.

byte

Replace [ADD AL, [ESI]]

ADC AH, 00

END.

INT 21

MOV AH, 4CH

MOV SUM, AX

JNZ BACK

DEC CX

Instruction of unsigned numbers

→ In multiplication, we consider three cases

1. byte x byte
2. word x word
3. word x byte

byte x byte
MUL operand1
 → One operand must be in AL register and the second operand must be in a register or in memory or addressed by one of the addressing modes. After multiplication the result is in AX.

Eg: `mov al, 25h`
`mov bl, 65h`
`mul bl` ; $AX = 25 \times 65$
`mov ax, ax` ; Product is saved.

word x word
 → one operand must be in AX and second can be in any register or memory. The product will be store in AX and DX registers.
 → Since the product can be 32-bit result, AX will be hold the lower word and DX the higher word.
 Eg: `MUL CX` → $[AX * CX, \text{product}]$ in DX-AX
Unsigned multiplication summary

| Multiplication | | Operand1 | Operand2 | Result |
|----------------|-----------------|----------|----------|--------|
| byte x byte | AL | AX | reg/Mem | AX |
| word x word | AX | reg/Mem | reg/Mem | DX-AX |
| word x byte | AL=byte AH=0 | AX | reg/Mem | DX-AX |

Unsigned division summary

| Division | Numerator | Denominator | Quotient | Remainder |
|-----------|---------------|-------------|----------|-----------|
| Byte/Byte | AL=byte, AH=0 | Reg or Mem | AL | AH |
| word/word | AX=word | Reg or mem | AX | DX |
| word/Byte | AX=word | Reg or Mem | AL | AH |

Logical Instructions

AND, OR, XOR, SHIFT, COMPARE

AND
Syntax: AND destination, source

This instruction performs logical AND on the operands and results are placed in destination

AND affects the following ~~registers~~ flags:

CF, OF, PF, ZF, SF

AND instruction is used to mask certain bits in the operand. It is also used to test for a zero operand.

1. AND DH, DH
ZF=1
2. MOV BL, 35H
AND BL, 0FH

35H → 0011 0101

0FH → 0000 1111

0000 0101

This can be used to mask the higher nibble of MSB.

Division occurs on 8 or 16-bit numbers

In division we consider,

(a) Byte over byte

(b) Word over word

(c) Word over byte

(d) Doubleword over word

The could be cases where CPU cannot perform. They are referred to as an exception.

Exception can occur in following situations.

1. If the denominator is zero (divide by zero).
2. If quotient is too large for the assigned register.

byte/byte

DIV operand.

The numerator must be in AL register and AH is zero.

DIV CL \rightarrow AX is divided by CL

After division quotient is stored in AL and AH. Remainder is stored in AH.

DIV NUM1 \rightarrow AX is divided by content of memory location NUM1

word/word

Numerator is in AX.

DIV CX \rightarrow AX is divided by CX.

After division quotient is stored in AX and the remainder is stored in DX.

None of the flags are affected during division

There are two kinds of shift: logical shift and arithmetic shift.

Logical shift is for unsigned operands. Arithmetic shift is for signed operands.

This section discusses logical shifts.

SHR: Logical shift right

Syntax: SHR dest, count.

The operand is shifted right for number of times specified in the count.

For every shift, LSB will go to carry flag and MSB is filled with 0.

$0 \rightarrow \text{MSB} \rightarrow \text{LSB} \rightarrow \text{CF}$.

Eg. MOV CL, 03

SHR AL, CL

AL = 9AH.

AL \rightarrow 10011010 Initial.

1st shift \rightarrow 01001101 CF = 0.

2nd shift \rightarrow 00100110 CF = 1

3rd shift \rightarrow 00010011 CF = 0

AL = 13h.

This instruction produces the effect of dividing an unsigned number by power of 2. SHR is faster than DIV instruction.

SHL: Logical shift left.

Shift left is the reverse of the shift right SHR. After every shift, LSB is filled with 0 and MSB goes to CF.



Eg: `mov dh, 4`

`shl dh, 01h`

| | | |
|-----------------------|------|------|
| Initial | 0000 | 0100 |
| 2^{th} shift | 0000 | 1000 |

`SHL` instruction produces the effect of multiplication by the powers of 2. `SHL` is faster than `MUL` instruction.

Rotate Instructions

→ Rotate instructions perform the bitwise rotation of an operand. The rotation instructions are:


`ROR`, `ROL`, `RCL`, `RCR`.

→ The operand can be in register or memory.

ROR rotate right

→ In rotate right bits are shifted from left to right the exit from right end (LSB) and enter the left end (MSB).

→ The bit exiting the LSB, a copy of it is given to carry flag.



`ROR` dest, count


`ROR AL, 1` (It operand has to be 1 at 1

ROR AL, CL
 If rotation is more than one, register CL holds the count

ROR (Rotate right)

→ In rotate left, bits are shifted from right to left end, and they emit the left end (MSB) and enter the right end (LSB).

→ Every bit that leaves MSB is copied to carry



ROR op1, count

ROR AL, 1

ROR AL, CL


(If rotation is more than one, then register CL holds the count)

RCL (Rotate left through carry)

→ In RCL, bits are shifted from left to right they emit LSB to the carry flag. The carry it enters the MSB.

RCL op1, 1

RCL op1, 97h




10010111

01001011

RCL (Rotate left through carry)

→ In RCL, bits are shifted from right to left. bit at the MSB enters the CF and carry it enters the LSB.

RCL op1, 1



Compare of unsigned numbers

Syntax: $CMP\ dest, src$.

→ The CMP instruction compares two operands and changes the flags according to the result of comparison. The operands themselves remain unchanged.

→ Although, all the flags are affected, only CF and ZF are used.

| | | |
|--------------|------|------|
| $dest > src$ | CF | ZF |
| $dest = src$ | 0 | 0 |
| $dest < src$ | 0 | 1 |
| | 1 | 0 |

Compare (CMP) instructions are followed by JMP instructions.

Eg: $CMP\ CX, AX$.

$J\ A\ label$.

[If contents of CX is above AX , then jump to label]

→ CMP instruction is same as SUB instruction except that the values of the operands do not change.

Write an ALP to find the highest number in the array stored in memory.

BCD and ASCII conversion

Two forms of BCD numbers:

- (1) Unpacked BCD
- (2) Packed BCD.

Unpacked BCD

→ The low 4 bits of the number represents the BCD number and rest of the bits are 0.

Eg: 09 and 05 are represented as 00001001 and 00000101.

→ A single byte has two BCD numbers
 eg: 59 is a packed BCD number.

→ All the values entered from keyboard are in the form of ASCII eg: when key '0' is pressed, 30h is provided to the computer.

→ To process the data in BCD, first the ASCII data provided by the keyboard must be converted into BCD.

DAA (Decimal adjust after addition)

→ DAA instruction is used for the purpose of correcting the problem associated with BCD addition.
 → DAA makes sure that the result of adding 2 packed BCD no's is adjusted to legal BCD no.
 DAA works only on AL and it can work only after ADD instruction.
 Since (A - F) is not allowed in BCD, they have to be converted into BCD numbers.

eg: mov AL, 29h
 mov BL, 18h
 ADD AL, BL

DAA
 0010 1001
 0001 1000
 0100 0001 = 41h is correct

DAA works as follows
 1. After addition if Auxiliary carry (AF) is set if lower nibble is greater than 9. Then add 6 to the lower nibble. In the above example, AF is set.

0100 0111 = 47h
 0110
 0100 0001

2. If higher nibble is greater than 9 or if the carry flag is set, Add 60 to the number or add 6 to higher nibble.

Eg. 53 + 75

| | | | | | |
|-------|------|------|------|------|------|
| 0000 | 0011 | 0101 | 1000 | 0110 | 0000 |
| <hr/> | | | 1101 | 1000 | |
| <hr/> | | | 0110 | 0000 | |
| <hr/> | | | 0010 | 1000 | |

CF = 1

As upper nibble is greater than 9, DAH adds 6 to upper nibble.

DAS (Decimal adjust after subtraction)

→ This instruction is used after subtraction of packed BCD operands.
 → DAS instruction can be used after SUB instruction and operand must be in AL register.
 If AL = 86 BH = 57

SUB AL, BH

| | |
|-------|------|
| 1000 | 0110 |
| 0101 | 0111 |
| <hr/> | |
| 0010 | 1111 |

CF = 0 AF = 1

Add 06 to LSB. F is inverted.

| | |
|-------|------|
| 0010 | 1111 |
| <hr/> | |
| 0110 | |
| <hr/> | |
| 0010 | 1001 |

Summary

1. If after SUB or SBB if lower nibble is greater than 9, or if AF = 1 subtract 0110 from lower nibble.
2. If upper nibble is greater than 9 or CF = 1, subtract 0110 from upper nibble.

