EXPERIMENTT NO 9

Design and Implementation of Magnitude Comparator

Objective:-

To design and implement

2 – Bit magnitude comparator using basic gates.

Parts required:-

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	AND GATE	IC 7408	2
2.	X-OR GATE	IC 7486	1
3.	OR GATE	IC 7432	1
4.	NOT GATE	IC 7404	1

Apparatus:-

- Trainer/ proto board
- Wire cutter
- Patch Cords
- Voltmeter

THEORY:

The comparison of two numbers is an operator that determines one number is greater than, less than (or) equal to the other number. A magnitude comparator is combinational circuits that compares two numbers A and B and determine their relative magnitude. The outcome of the comparator is specified by three binary variables that indicate whether

A>B, A=B or A<B.

 $A = A_3 A_2 A_1 A_0$

B = B₃ B₂ B₁ B₀

The equality of the two numbers and B is displayed in a combinational circuit designated by the symbol (A=B).

This indicates A greater than B, then inspect the relative magnitude of pairs of significant digits starting from most significant position. A is 0 and that of B is 0.

We have A<B, the sequential comparison can be expanded as

$$A>B = A3B_3^1 + X_3A_2B_2^1 + X_3X_2A_1B_1^1 + X_3X_2X_1A_0B_0^1$$

$$A$$

The same circuit can be used to compare the relative magnitude of two BCD digits.


Where, A = B is expanded as,

$$A = B = (A_3 + B_3) (A_2 + B_2) (A_1 + B_1) (A_0 + B_0)$$


$$x_3 x_2 x_1 x_0$$


LOGIC DIAGRAM:


2 BIT MAGNITUDE COMPARATOR



K MAP







TRUTH TABLE

A0	В1	ВО	A > B	A = B	A < B
0	0	0	0	1	0
0	0	1	0	0	1
0	1	0	0	0	1
0	1	1	0	0	1
1	0	0	1	0	0
1	0	1	0	1	0
1	1	0	0	0	1
1	1	1	0	0	1
0	0	0	1	0	0
0	0	1	1	0	0
0	1	0	0	1	0
0	1	1	0	0	1
1	0	0	1	0	0
1	0	1	1	0	0
1	1	0	1	0	0
1	1	1	0	1	0
	0 0 0 1 1 1 0 0 0 1 1 1	0 0 0 0 0 1 0 1 1 0 0 0 0 0 0 1 1 0 1 0	0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 1 1 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 1 0 1 0 1 1 0 1 1 1 0	0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 1 0 1 1 0 0 1 1 1 0 0 0 1 1 0 0 1 1 0 1 1 0 0 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 <	0 0 0 0 1 0 0 1 0 0 0 1 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 0 0 1 1 1 0 0 0 0 1 1 0 0 0 1 1 0 0 1 1 0 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1

PROCEDURE:

- (i) Verify the gates
- (ii) Connections are given as per circuit diagram.
- (iii) Logical inputs are given as per circuit diagram.
- (iv) Observe the output and verify the truth table.

Questions: