Welcome to ECE Lab

Latches & Flip-flops

There are two types of memory elements based on the type of triggering that is suitable to operate it.

1. Latches


2. Flip-flops

Latches operate with enable signal, which is **level sensitive**. Whereas, flip-flops are edge sensitive.

Latches	Flip Flops		
Latches are building blocks of sequential circuits and these can be built from logic gates	Flip flops are also building blocks oof sequential circuits. But, these can be built from the latches.		
Latch continuously checks its inputs and changes its output correspondingly.	Flip flop continuously checks its inputs and changes its output correspondingly only at times determined by clocking signal		
The latch is sensitive to the duration of the pulse and can send or receive the data when the switch is on	Flipflop is sensitive to a signal change. They can transfer data only at the single instant and data cannot be changed until next signal change. Flip flops are used as a register.		
It is based on the enable function input	It works on the basis of clock pulses		
It is a level triggered, it means that the output of the present state and input of the next state depends on the level that is binary input 1 or 0.	It is an edge triggered, it means that the output and the next state input changes when there is a change in clock pulse whether it may a +ve or -ve clock pulse.		

SR Latch


An **SR latch** (Set/Reset) is an asynchronous device. It works independently of control signals and relies only on the state of the S and R inputs. In the image we can see that an SR latch can be created with two NOR gates that have a cross-feedback loop. SR latches can also be made from NAND gates, but the inputs are swapped and negated.



S	R	Q	Q
0	0	Lato	hed
0	1	0	1
1	0	1	0
1	1	Illegal	

Gated SR Latch


The **gated SR latch** is a simple extension of the SR latch which provides an *Enable* line which must be driven high before data can be latched



Enable	S	R	Q	Q	
0	0	0	Latched		
0	0	1	Latched		
0	1	0	Latched		
0	1	1	Latched		
1	0	0	Latched		
1	0	1	0 1		
1	1	0	1	0	
1	1	1	Illegal		

D Latch


There is one drawback of SR Latch. That is the next state value can't be predicted when both the inputs S & R are one. So, we can overcome this difficulty by D Latch. It is also called as Data Latch. The D latch or transparent latch is a simple extension of the gated SR latch that removes the possibility of invalid input states.



Enable	D	Q	Q	
0	0	Lato	hed	
0	1	Latched		
1	0	0	1	
1	1	1	0	

SR - Flip-Flop


Circuit Diagram



	INPUTS		OUTPU	STATE
			T	
CLK	S	R	Q	
X	0	0	No	Previous
			Change	
^	0	1	0	Reset
^	1	0	1	Set
†	1	1	-	Forbidde
'				n

D Flip-flop

Circuit Diagram




D Flip Flop with Preset and Clear Inputs

	Inp	uts		Output		Commont	
\overline{PR}	\overline{CR}	CLK	D	Q n + 1	$\overline{Q_{n+1}}$	Comment	
0	0	Х	Х	\overline{Q}_n	Q_n	Avoid	
0	1	Х	Х	1	0	Preset	
1	0	Х	Х	0	1	Clear	
1	1	0	Х	Q_n	$\overline{Q_n}$	No Change	
1	1	1	0	0	1	Reset	
1	1	1	1	1	0	Set	

9/11/2018 Amit Nevase 81

JK Flip-flop

Circuit Diagram



JK Flip-Flop Truth Table

	Inputs			Output
CLR	CLK	1	К	Q
0	x	X	X	Race Condition
1	х	X	Х	1
0	X	X	X	0
1	X	0	0	No change
1		0	1	0
1		1	0	1
1		1	1	Toggle
	0 1 0 1	CLR CLK 0 X 1 X 0 X 1 X 1 L	CLR CLK J 0 X X 1 X X 0 X X 1 X 0 1	CLR CLK J K 0 X X X 1 X X X 0 X X X 1 X 0 0 1

Thank You