None: Yash aufter Lab - 08 Rollno: :- S20200010234 Experiment - 1 S.R. Latels MIM: To construct and verify

NOR and NAND gates. AIM: Logism Software Clzed Touch Table lately using Catched Flegal

Logic diagram clong NOR gates - Using NAND gates R This circuit is simulated in Jagiam the values in and is verified by changing the values in the crowits

SR-Tip-flates

AIM: To constant and veily SR-flipflips

5-stoure Used: Logism Software

Touch table!

			:	
	R	0	$\bar{Q}$	
)	0	Not used		
)	1	12	O	
	0	δ	-1:	
	1	housel		
		R 0 0 1	D Not	

CIKI	S	R	0	10
0	×	×	Longson	
	B	0	wenosy	
	0		0	)
7.	10	O	7	0
-1		plants	Not	Used

Boolean Expression 5\* = 5. clock

9) clock = 0

9/ clock=1

simulated in logism by changing the odues This Circuit is and is verified in the circuit

المد المد


م


anlo-3 D-Jatels AID: To constand and willy To John.

Wing NOR and AND John. Software Uned: Dogian Software O 1 O. Endole lod Jud sic Dingson veited by changes to when in the Coluda

Dirk flok To constand and very D-fib-fb/p Logian Doffmans Touth table simboled in logism and is

## Experiment - 5 JK-fipfbks and verty Jx fr. p To constand Software Uned: Logis - Software Toggle This circuit is simulated in logicin chaging the volues and is wified by





•