


Universal Shift Register

- No Shift
- Right shift
- Left shift
- Parallel load
 - $S_0 S_1: 11 \rightarrow 3^{\text{rd}}$ pin is selected in all MUXs
 - Input 1 0 1 0
 - Clock pulse
 - Output 1 0 1 0




Dr. E. Paul Brineard



Universal Shift Register

- Select lines ($S_0 S_1$)
- Input lines ($I_3 - I_0$)
 - $S_0 S_1$: 1 1 \rightarrow 3rd pin is selected in all MUXs
- Output lines ($A_3 - A_0$)
- No Shift
 - $S_0 S_1$: 0 0 \rightarrow 0 pin is selected in all MUXs
- Right shift
 - $S_0 S_1$: 1 0 \rightarrow 3rd pin is selected in all MUXs
- Left shift
 - $S_0 S_1$: 0 1 \rightarrow 3rd pin is selected in all MUXs




Dr. E. Paul Brineard




Universal Shift Register

- Select lines ($S_0 S_1$)
- Input lines ($I_3 - I_0$)
 - $S_0 S_1$: 1 1 \rightarrow 3rd pin is selected in all MUXs
- Output lines ($A_3 - A_0$)
- No Shift
 - $S_0 S_1$: 0 0 \rightarrow 0 pin is selected in all MUXs
- Left shift
 - $S_0 S_1$: 1 0 \rightarrow 2nd pin is selected in all MUXs
- Right shift
 - $S_0 S_1$: 0 1 \rightarrow 1st pin is selected in all MUXs



Universal Shift Register

- Select lines ($S_0 S_1$)
- Input lines ($I_3 - I_0$)
 - $S_0 S_1$: 1 1 \rightarrow 3rd pin is selected in all MUXs
- Output lines ($A_3 - A_0$)
- No Shift
 - $S_0 S_1$: 0 0 \rightarrow 0 pin is selected in all MUXs
- Left shift
 - $S_0 S_1$: 1 0 \rightarrow 2nd pin is selected in all MUXs
- Right shift
 - $S_0 S_1$: 0 1 \rightarrow 1st pin is selected in all MUXs



Dr. E. Paul Braineard



Counters


- Sequential circuits that count through a specific sequence of states
 - Count up
 - Count down
 - Count through other fixed sequences
- State: The state of counter is stored in FFs
- n-bit counter
 - Has 'n' FFs
 - Can cycle (Count) through 2^n states

Dr. E. Paul Brineard


11



Counters



Two bit counter
(Four states)



Three bit counter
(Eight states)

Dr. E. Paul Brineard



Raise hand



Turn on captions



Paul Braine
is presen

Counters: Examples

- Binary counter: 000, 001, 010, 011, 100, 101, 110, 111, 000
- Gray code counter:
 - 000, 010, 110, 100, 101, 111, 011, 001, 000, 010, 110
- One-hot counter: 0001, 0010, 0100, 1000, 0001, 0010, ...
- BCD counter: 0000, 0001, 0010, ..., 1001, 0000, 0001
- pseudo-random sequence generators: 10, 01, 00, 11, 10, 01, 00, ...

Dr. E. Paul Brineard

13



Raise hand



Turn on captions



Paul Brineard
is present

Types of Counters

- Ripple counter
 - Clock connected on the LSB bit FF
 - For all other bits, a FF output is connected to the clock input of other FF starting from LSB FF (Asynchronous)
 - Output change is delayed by one clock period towards MSB
- Synchronous counter
 - Clock is directly connected to all flip-flop clock inputs
 - Logic is used to implement the desired state sequencing

Dr. E. Paul Brineard



Raise hand



Turn on captions



Paul Braine
is present

Counters: Design

1. Draw a state graph
 - It specifies the desired sequence of the counter
2. Construct a state table (from the state graph)
 - One Flip-Flop for each bit in the state
3. Derive a K-map (from the state table for each Flip-Flop input)
 - Select the type of Flip-Flop to be used
4. Determine the input equation(s) for each Flip-Flop

Dr. E. Paul Braineard

15



Raise hand





Turn on captions



Paul Braineard
is present


3-bit Asynchronous counter



Dr. E. Paul Brineard



3-bit Asynchronous Up counter




Rising edge

Clk ₂	Clk ₁	Clk ₀	Q ₂	Q ₁	Q ₀
Reset			0	0	0
11	10	01	0	0	1
11	00	10	0	0	1

Dr. E. Paul Brineard

3 bit Up counter



Clk ₂	Clk ₁	Clk ₀	Q ₂	Q ₁	Q ₀
Reset			0	0	0
11	10	01	0	0	1
10	01	01	0	1	0
00	10	01	0	1	1
01	01	01	1	0	0
11	10	01	1	0	1
10	01	01	1	1	0
00	10	01	1	1	1

E. Paul Braineard

