

# Sequential circuits


Dr. E. Paul Braineard

 SAMRAT B

Good Evening Sir

 RAMESH PALTHYA

good evening sir

 Sai Kasyap

Good evening sir

 JESWIN SAM

Good evening sir



Raise hand



Turn on captions



Paul Braineard  
is present

# Outline

- Latches
- Flip-Flops
  - SR
  - D
  - JK
  - T
- Timers
- Set
- Reset
- Monostable
- Bistable
- Astable

Dr. E. Paul Braineard

2



Raise hand




Turn on captions



Paul Bra  
is pres

# Sequential circuits

- Combinational circuit + storage element in the feedback path
- Storage element (Memory)
  - Device capable of storing binary information
- State
  - The binary information stored in these elements at any given time



Block diagram of  
Sequential circuit

Dr. E. Paul Braineard




Raise hand



Turn on captions

# Sequential circuits


- Combinational circuit + storage element in the feedback path
- Storage element (Memory)
  - Device capable of storing binary information
- State
  - The binary information stored in these elements at any given time



Dr. E. Paul Braineard



# Synchronous Sequential circuit



Block diagram of Synchronous Sequential circuit



Timing diagram of clock pulses

Dr. E. Paul Brineard





Raise hand



Turn on captions



# Synchronous Sequential circuit



Dr. E. Paul Brineard




Raise hand



Turn on captions


# Latches and flipflop

- *Storage elements that operate with signal levels are referred to as latches*
  - Latches are said to be level sensitive devices
- *Those controlled by a clock transition are flip-flops.*
  - Flip-flops are edge-sensitive devices.




Dr. E. Paul Braineard

5



# SR Latch with NOR gates



$S$	$R$	$Q$	$Q'$
1	0	1	0
0	0	1	0 (after $S = 1, R = 0$ )
0	1	0	1
0	0	0	1 (after $S = 0, R = 1$ )
1	1	0	0 (forbidden)


Dr. E. Paul Braineard

SHUBHAM SHANDILYA  
0






# SR Latch with NOR gates




$S$	$R$	$Q$	$Q'$
1	0	1	0
0	0	1	0 (after $S = 1, R = 0$ )
0	1	0	1
0	0	0	1 (after $S = 0, R = 1$ )
1	1	0	0 (forbidden)

Dr. E. Paul Braineard



# SR Latch with NAND gates




$S$	$R$	$Q$	$Q'$
1	0	0	1
1	1	0	1 (after $S = 1, R = 0$ )
0	1	1	0
1	1	1	0 (after $S = 0, R = 1$ )
0	0	1	1 (forbidden)

Dr. E. Paul Braineard



# SR Latch with control input



(a) Logic diagram

$En$	$S$	$R$	Next state of $Q$
0	X	X	No change
1	0	0	No change
1	0	1	$Q = 0$ ; reset state
1	1	0	$Q = 1$ ; set state
1	1	1	Indeterminate

(b) Function table

- In either case, when  $En$  returns to 0, the circuit remains in its current state.
- An indeterminate condition occurs when all three inputs are equal to 1

Dr. E. Paul Brineard

