








Reservoir sits AT the DAC gate: the DAC's mean supply current is proportional to the signal, so this rail must be LOW IMPEDANCE, not filtered by a series R.



SPICE TESTBENCHES (sim/, one project each -- click to open)

- A rails and the -5 V charge pump
- B the +/-2.5 V ratiometric reference
- C clock buffer and 74HC4040 divider
- D integrator 1 with a real TL074
- E LM311 quantiser on a single supply
- F the 1-bit DAC and its offset leg
- G retiming, interleave and the 3.3 V level shift
- H one complete channel, with the click test




Jumper 1-2 = on-board can (crystal jitter 20 ps -> 102 dB floor).
Jumper 2-3 = Pi GPCLK0 fallback: ~1 ns jitter -> 68 dB floor,
which would become the dominant noise source. Bring-up only.

spare gates: inputs tied low



LEVEL SHIFT to 3.3 V. 74HC4049 tolerates inputs above its own VCC, which is exactly what makes it legal here. Two inverters per signal so BCLK polarity is preserved -- inverting BCLK would make the Pi sample on the data transition.



Pi pins: 1=+5V(pin2) 2=GND(6) 3=+3V3(1)
4=8CLK GPIO18(12) 5=LCLK GPIO19(35)
6=DIN GPIO20(38) 7=GPCLK0 GPIO4(7) 8=GND(39)
Pi is I2S SLAVE: this board is the clock master.

