




Three things to read off this sheet, in order of how much they matter.

1. THE CLICK TEST. At 1.5 ms a 40 us transient at three times full scale hits the input. The loop must come back: the integrators must return to their normal 1.4-1.5 V swing and QL must go on toggling. A modulator that latches here is one that would need a power cycle after every click on the record.
2. WHERE THE TL074 ACTUALLY SATURATES. There are no clamp parts: the integrator state scales are chosen so the op-amps' own output saturation IS the clamp. The design assumed about +/-2.7 V on +/-5 V rails. If the real part swings further, the clamp lands somewhere the Python model never simulated -- so measure it, do not assume it.

3. INTEGRATOR SWINGS AT -8 dBFS: 1.43 / 1.47 / 1.45 V, from docs/design-notes.md 3. Bigger than that and the overload margin has gone somewhere; smaller and the quantisation noise is being spent for nothing.

There is deliberately NO SNR figure here. 68 dB over a 20 kHz band at OSR 32 needs about a second of transient at nanosecond steps: sim/verify.py computes it properly in minutes and this sheet would take hours to say the same.

.tran 10n 3m uic

<- back to the board schematic vinyl_adc.kicad_sch