



Cadence Virtuoso

LAB (2) Report

By: Magdy Ahmed Abbas Abdelhamid



Analog IC Design



Contents: -

• Part 1: Sizing Chart

✓ Specifications Achievement: (13 Points)

- P1: Specs Declaration (Gain, Current and Supply Voltage).
- P2: The first design decision is to choose $L = 2 \mu\text{m}$.
- P3: V^* & Gain Definitions for Real and Square law MOSFET.
- P4: Get R_D & V_{RD} .
- P5: Calculate V_Q^* Given A_V and V_{RD} .
- P6: The Last variable in the design is to calculate $W = 10 \mu\text{m}$.
- P7: Sweeping V_{GS} and set $V_{DS} = \frac{V_{DD}}{2}$
- P8: $V^* = \frac{2I_D}{g_m}$ & $V_{ov} = V_{GS} - V_{TH}$ on Calculator.
- P9: Plot V^* and V_{ov} Overlaid Vs V_{GS} .
- P10: On the V^* & V_{ov} Chart Locate V_Q^* Find V_{ovQ} and V_{GSQ} .
- P11: Plot I_D , g_m , and g_{ds} Vs V_{GS} Find I_{DX} , g_{mX} & g_{dsX} @ V_{GSQ} .
- P12: Cross Multiplication Technique to get the required values.
- P13: Check the Exact Gain $A_V = -g_m(R_D // r_o)$ meets the Specs.

• Part 2: CS Amplifier

✓ Op and AC Analysis (6 Questions)

- Q1: Create a testbench for the resistive loaded CS amplifier.
- Q2: Simulate the DC OP.
Compare the results with the results you obtained in Part 1.
- Q3: Compare r_o and R_D .
Do you expect the error to remain the same if we use min L?
- Q4: Calculate the intrinsic gain of the transistor.
- Q5: Calculate the amplifier gain and the intrinsic gain analytically.
- Q6: Create a new simulation configuration and run AC analysis.

✓ Gain Non - Linearity (6 Questions)

- Q1: Perform a DC sweep for the input voltage.
- Q2: Report V_{OUT} vs V_{IN} . Is the relation linear? Why?
- Q3: Plot the derivative vs V_{IN} , Is the gain linear?
- Q4: Set the properties of the voltage source to apply a transient stimulus.
- Q5: Plot g_m vs time. Does g_m vary with the input signal?
- Q6: Is this amplifier linear? Comment.

COMMON SOURCE AMPLIFIER

Part 1

SIZING CHART

P1:


We would like to design a resistive loaded CS amplifier that meets the specifications in the Table below.


The design process involves selecting the sizing of the transistor (W & L), the bias point (V_{GS}) and the resistive load (R_D).

Specs (Specifications)

DC Gain (A_v)	-6
Supply (V_{DD})	1.8 V.
Current Consumption (I_D)	$150\text{ }\mu\text{A.}$

Schematic



P2	<p>The first design decision is to choose L. Since there is no spec on bandwidth (speed), we may choose a relatively long L to provide large r_o and avoid short channel effects. Note that r_o appears in parallel with R_D. Assume we will choose $L = 2\mu\text{m}$.</p>
P3	<p>→ Square Law. $A_v \approx g_m R_D = \frac{2I_D}{V_{ov}} \times R_D = \frac{2V_{RD}}{V_{ov}} \rightarrow$ We used $g_m = \frac{2I_D}{V_{ov}}, V_{ov} = \frac{2I_D}{g_m}$ $V^* = V_{ov}$ → For Real MOSFET. $V_{ov} \neq \frac{2I_D}{g_m} \rightarrow$ Define $V^* = \frac{2I_D}{g_m} \Leftrightarrow g_m = \frac{2I_D}{V^*}, A_v \approx \frac{2V_{RD}}{V^*}$</p>
P4	 <p>$V_{DC} = \frac{V_{DD}}{2} = V_{CM_o} = V_{RD} = I_D \times R_D$ $V_{RD} = \frac{V_{DD}}{2} = \frac{1.8}{2} = 0.9\text{ V} \rightarrow I_D \times R_D = V_{RD} \rightarrow 150\text{ }\mu\text{A} \times R_D = 0.9$ $R_D = 6\text{ k}\Omega$.</p>
P5	<p>Given $A_v = 6$ and $V_{RD} = 0.9\text{ V}$ ($V^* \neq V_{ov}$) $A_v = g_m R_D = \frac{2V_{RD}}{V^*} \rightarrow V^* = \frac{2V_{RD}}{ A_v } = \frac{2 \times 0.9}{6} = 0.3\text{ V}.$ $V_Q^* = 300\text{ mV}.$</p>
P6	<p>The remaining variable in the design is to calculate W. Since the square – law is not accurate, we cannot use it to determine the sizing. Instead, we will use a sizing chart generated from simulation. Create a testbench for NMOS and PMOS characterization (we will use the PMOS later in Part 2 of this lab). Use $W = 10\text{ }\mu\text{m}$ (we will understand why shortly). and $L = 2\text{ }\mu\text{m}$ (the same L that we chose before).</p>

P7

Sweep V_{GS} from 0 to $\approx V_{TH} + 0.4V = 0.8$ with 10 mV step. Set $V_{DS} = \frac{V_{DD}}{2}$.

P8

We want to compare $V^* = \frac{2I_D}{g_m}$ and $V_{ov} = V_{GS} - V_{TH}$ by plotting them overlaid. Use the calculator to create expressions for V^* and V_{ov} .

$$V_{ov} = V_{GS} - V_{th}$$

$$V^* = \frac{2I_D}{g_m}$$


`v("M2:vgs" ?result "dc") - v("M2:vth" ?result "dc")`

`2*getData("M2:id" ?result "dc")/getData("M2:gm" ?result "dc")`

Test	Name	Type	Details	EvalType	Plot	Save
IEEE_Workshop:LAB_2_PART_1:1	Vov	expr	(v("M2:vgs" ?result "dc") - v("M2:vth" ?result "dc"))	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>
IEEE_Workshop:LAB_2_PART_1:1	Vstar	expr	((2 * getData("M2:id" ?result "dc")) / get...	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>
IEEE_Workshop:LAB_2_PART_1:1	id	expr	getData("M2:id" ?result "dc")	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>
IEEE_Workshop:LAB_2_PART_1:1	gm	expr	getData("M2:gm" ?result "dc")	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>
IEEE_Workshop:LAB_2_PART_1:1	gds	expr	getData("M2:gds" ?result "dc")	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>


P9

Plot V^* and V_{ov} Overlaid vs V_{GS}
Y-axis of Both Curves Has Same Range



On the V^* and V_{ov} Chart Locate the Point at Which $V^* = V_Q^*$
Find the Corresponding V_{ovQ} and V_{GSQ} .


P10



@ $V_Q^* = 300$ mV $\rightarrow V_{ovQ} = 305.033$ mV.
 $\rightarrow V^* = 300.0001$ mV $\rightarrow V_{GSQ} = 687.658$ mV.


Plot I_D vs V_{GS} . Find its Values at V_{GSQ}

P11



@ $V_{GSQ} = 687.658$ mV $\rightarrow I_{DQ} = 49.66$ μ A.


Plot g_m vs V_{GS} . Find its Values at V_{GSQ}



@ $V_{GSQ} = 687.658 \text{ mV} \rightarrow g_{mX} = 330.999 \mu\text{S}$.

P11

Plot g_{ds} vs V_{GS} . Find its Values at V_{GSQ}



@ $V_{GSQ} = 687.658 \text{ mV} \rightarrow g_{dsX} = 1.9562 \mu\text{S} \rightarrow r_o = \frac{1}{g_{dsX}} = 511.2 \text{ k}\Omega$

Now back to the assumption that we made that $W = 10\mu\text{m}$. This is not the actual value that we will use for our design. But the good news is that I_D is always proportional to W irrespective of the operating region and the model of the MOSFET (regardless square – law is valid or not). Thus, we can use ratio and proportion (cross-multiplication) to determine the correct width at which the current will be $I_{DQ} = 150\mu\text{A}$ as given in the specs. Calculate W as shown below.

P12

W	I_D
$W_{\text{assumed}} = 10\mu\text{m}$	$I_{Dx} @ V_Q^*$ (From The Chart)
$W_{\text{required}} = ?$	$I_{DQ} = 150\mu\text{A}$ (From The Specs)

W	I_D
$W_{\text{assumed}} = 10\mu\text{m}$	$I_{Dx} @ V_Q^*$ (From The Chart) = $49.66\mu\text{A}$
$W_{\text{required}} = ?$	$I_{DQ} = 150\mu\text{A}$ (From The Specs)

$$W_{\text{required}} = 30.21\mu\text{m}.$$

Now we are almost done with the design of the amplifier. Note that g_m is also proportional to W as long as V_{ov} is constant. On the other hand, $r_o = \frac{1}{g_{ds}}$ is inversely proportional to W (I_D) as long as L is constant. Before leaving this part, calculate g_{mQ} and g_{dsQ} using ratio and proportion (cross-multiplication) and double check that $A_v = -g_m(R_D || r_o)$ meet the required gain spec.

P13

g_m	W
$g_{mx} = 330.999\mu\text{S}$	$W_{\text{assumed}} = 10\mu\text{m}$
$g_{m\text{required}} = ?$	$W_{\text{required}} = 30.21\mu\text{m}$

$$g_{m\text{required}} = 999.95\mu\text{S}.$$

g_{ds}	W
$g_{dsx} = 1.9562\mu\text{S}$	$W_{\text{assumed}} = 10\mu\text{m}$
$g_{ds\text{required}} = ?$	$W_{\text{required}} = 30.21\mu\text{m}$

$$g_{ds\text{required}} = 5.91\mu\text{S} \rightarrow r_o = 169.214\text{k}\Omega$$


Check The Gain: $|A_v| = g_m(R_D || r_o) = 5.794$

Compared by $|A_v| = 6$ this error due to ignoring r_o we can raise it by increase L or R_D .


Part 2

CS AMPLIFIER

Circuit



Schematic




OP and AC Analysis

Q1

Create a testbench for the resistive loaded CS amplifier using the V_{GSQ} , R_D , L , and W that you got from the previous part.

Global Variables	
<input checked="" type="checkbox"/> L	2u
<input checked="" type="checkbox"/> RD	6k
<input checked="" type="checkbox"/> VDD	1.8
<input checked="" type="checkbox"/> Vin	687.658m
<input checked="" type="checkbox"/> W	30.21u
Click to add variable	




Q2



Label	Display Mode	Expression	Annotate	Balloon
Terminal:cdsTerm(B)	none		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
Terminal:cdsTerm(D)	none		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
Terminal:cdsTerm(G)	none		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
Terminal:cdsTerm(S)	none		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
Parameter:cdsParam(1)	Component Parameter	<input type="checkbox"/> model	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
Parameter:cdsParam(2)	Component Parameter	<input checked="" type="checkbox"/> l	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
Parameter:cdsParam(3)	Component Parameter	<input checked="" type="checkbox"/> w	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
Parameter:cdsParam(4)	DC Operating Point	<input checked="" type="checkbox"/> ids	<input type="checkbox"/>	<input checked="" type="checkbox"/>
Parameter:cdsParam(5)	DC Operating Point	<input checked="" type="checkbox"/> gm	<input type="checkbox"/>	<input checked="" type="checkbox"/>
Parameter:cdsParam(6)	DC Operating Point	<input checked="" type="checkbox"/> vgs	<input type="checkbox"/>	<input checked="" type="checkbox"/>
Parameter:cdsParam(7)	DC Operating Point	<input checked="" type="checkbox"/> vds	<input type="checkbox"/>	<input checked="" type="checkbox"/>
Parameter:cdsParam(8)	DC Operating Point	<input checked="" type="checkbox"/> gds	<input type="checkbox"/>	<input checked="" type="checkbox"/>
Parameter:cdsParam(9)	DC Operating Point	<input checked="" type="checkbox"/> region	<input type="checkbox"/>	<input checked="" type="checkbox"/>
Name:cdsName()	Instance Name		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>

$I_{DS} = 150.5 \mu A$, $g_m = 1.004 mS$, $V_{GS} = 687.7 mV$,
 $V_{DS} = 896.8 mV$, $g_{ds} = 5.931 \mu S$, Region = 2 (Saturation).

	DC OP	Part 1	Part 2	Error
Q2	I_{DS}	150 μA	150.5 μA	0.33 %
	g_m	999.95 μS	1.004 mS	0.4 %
	g_{ds}	5.91 μS	5.931 μS	0.36 %
	V_{DS}	900 mV	896.8 mV	0.36 %
	V_{GS}	687.658 mV	687.7 mV	0.0061 %

Q3	<p> Compare r_o and R_D Is the assumption of ignoring r_o justified in this case? Do you expect the error to remain the same if we use min L?</p> <ul style="list-style-type: none"> For this case: $r_o = \frac{1}{g_{ds}} = 168.61 \text{ k}\Omega$, $R_D = 6 \text{ k}$ Since, $r_o \gg R_D$ and r_o & R_D Connected Parallel to each other. Therefore, We Can Ignore r_o for (Long Channel) (The assumption of ignoring r_o justified in this case) The Error is Very Small. $A_V = g_m R_D = 6.024$, $A_V = g_m (r_o // R_D) = 5.817$ For short channel lengths, r_o would be comparable to R_D, and this approximation would not be reliable anymore.
Q4	<p> Calculate the intrinsic gain of the transistor. $A_i = g_m r_o$</p> <ul style="list-style-type: none"> $A_V = g_m R_D = 6.024$, $A_i = 1.004 \text{ m} \times \frac{1}{5.931 \mu} = 169.28$
Q5	<p> Calculate the amplifier gain analytically. What is the relation (\ll, $<$, \approx, $>$, \gg) between the amplifier gain and the intrinsic gain?</p> <ul style="list-style-type: none"> $A_V = g_m R_D = 6.024$, $A_i = g_m r_o = 169.28$ Amplifier Gain \ll Intrinsic Gain. Intrinsic Gain is the maximum Gain can the Transistor Reach.


Create a new simulation configuration and run AC analysis (from 1 Hz to 1 GHz).

Report the gain vs frequency.

Annotate the DC gain and make sure it meets the spec.

$$\text{Gain} = \frac{V_{\text{out}}}{V_{\text{in}}} = \frac{V_{\text{out}}}{1} = V_{\text{out}}$$

Gain Vs Frequency



Q6

LAB_2_PART_2 x adexl x			
Outputs Setup Run Preview Results Diagnostics			
Detail [Icons] Replace			
Test	Output	Nominal	Spec
IEEE_Workshop:LAB_2_PART_2:1	Gain		
IEEE_Workshop:LAB_2_PART_2:1	DC Gain	5.814	

LAB_2_PART_2 x adexl x						
Outputs Setup Run Preview Results Diagnostics						
Test	Name	Type	Details	EvalType	Plot	Save
IEEE_Workshop:LAB_2_PART_2:1	Gain	signal	/VOUT	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
IEEE_Workshop:LAB_2_PART_2:1	DC Gain	expr	ymax(mag(v("/VOUT" ?result "ac")))	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>

Gain = 5.814 , |A_v| = 6 (Specs) , Error = 3.1 %

The DC gain roughly meets the spec, and This Error Due to in Specs

Gain = g_mR_D = 6 Neglecting the r_o.


The Simulation Gain = g_m(R_D||r_o) = 5.814 take r_o into consideration.

To make this gain approach to the Specs Gain then we Want to Increase (L because L is inverse proportional to r_o) or (R_D) .

Gain Non – Linearity

Create a new simulation configuration. Perform a DC sweep for the input voltage from 0 to V_{DD} with 2 mV step.

Q1



Q2


 **Report V_{out} vs V_{in} . Is the relation linear? Why?**

- The relation between V_{out} and V_{in} is nonlinear because changing V_{in} will change g_m (function of V_{in}) so the gain changes (function of V_{in}) so V_{out} changes, but we can say that it almost linear in saturation region when input signal is small, and linearity improves as input signal amplitude decreases.
 - Before V_{th} , I_D approximately is zero before it starts to change in subthreshold region then, $V_{out} = V_{DD}$.
 - After V_{th} & $(V_{GS} = V_{in}) < V_{DS} + V_{TH}$, the transistor acts in saturation region. (Linear relation)
 - After reaching $(V_{GS} = V_{in}) > V_{DS} + V_{TH}$, the transistor acts in triode region. (Non - Linear relation)

→ Calculate the derivative of V_{out} using calculator.

```
deriv(V("VOUT") ?result "dc")
```

Plot the derivative vs V_{in} . The derivative is itself the small signal gain.




Q3

✚ Is the gain linear (independent of the input)? Why?


- It's non-linear (dependent on the input), because for each bias voltage (V_{GS}), there's different transconductance. The gain of amplifier is non – linear and depends on the transconductance, $g_m = K(V_{GS} - V_{TH})$. However, for small signals, the gain is roughly constant and depends only on the dc bias voltage.
- The gain is nonlinear where it is function of (V_{in}) and gain isn't constant for different V_{in} where gain increases in saturation region by increasing V_{in} until it reaches max value at edge of saturation then it decreases again in triode region.

Set the properties of the voltage source to apply a transient stimulus (sine wave of 1kHz frequency and 10 mV amplitude superimposed on the DC input voltage).



Q4

V_{out} & V_{in} Graphs




Green Curve = V_{in} , Red Curve = V_{out}

Create a new simulation configuration.

Run transient simulation for 2ms. Plot g_m vs time.

Q5



Purple Curve = V_{in} , Red Curve = g_m

✚ Does g_m vary with the input signal? What does that mean?

- Yes, g_m Vary With V_{in} As g_m varies like the input signal with same frequency, but around the dc transconductance.
(Changes in micro siemens) as g_m is function of V_{in} and the gain is non-linear.

Q6

✚ Is this amplifier linear? Comment.

- No, it's Not Linear.
The amplifier is non – linear for large signal model (DC, Transient) because its gain varies with the input voltage. However, for small signals (AC) like the 10mv signal here, it could be approximated to say it's linear. In the above graph, we can see that V_{out} is an amplified version of v_{in} with no distortion, and that was my conclusion.