



# **Cadence Virtuoso LAB (5) Report**

By: Magdy Ahmed Abbas Abdelhamid



**Analog Electronics Workshop**

## SIMPLE VS LOW COMPLIANCE CASCODE CURRENT MIRROR

### Part 1

#### SIZING CHART

**P1:**

→ Square Law.

We used  $g_m = \frac{2I_D}{V_{ov}}$ ,  $V_{ov} = \frac{2I_D}{g_m}$

$V^* = V_{ov}$

→ For Real MOSFET.

$V_{ov} \neq \frac{2I_D}{g_m} \rightarrow \text{Define } V^* = \frac{2I_D}{g_m} \Leftrightarrow g_m = \frac{2I_D}{V^*}$

In Simulation ( $V^* = 200 \text{ mV}$ ).


**P2:**

We want to design Current Mirrors with the parameters below.


**Specs (Specifications)  $M_1 = \text{PMOS}$ ,  $M_2 = \text{NMOS}$**

$V_{\text{Star}} (V^*)$	200 mV.
Supply ( $V_{DD}$ )	1.8 V.
Reference Current ( $I_{REF}$ )	20 $\mu\text{A}$ .
Length (L)	1 $\mu\text{m}$ .
Width (W)	10 $\mu\text{m}$ .

## Circuit



## Schematic



P3

Sweep  $V_{GS}$  from 0 to  $\approx V_{TH} + 0.4V = 0.8$  with 10 mV step. Set  $V_{DS} = \frac{V_{DD}}{2}$ .

P4

DC Analysis

Save DC Operating Point ☒

Hysteresis Sweep ☐

Sweep Variable

☐ Temperature

☒ Design Variable

☐ Component Parameter

☐ Model Parameter

Variable Name:

Select Design Variable

Sweep Range

☒ Start-Stop

Start:  Stop:

☐ Center Span

Sweep Type

☒ Linear

☐ Step Size

Step Size:

☐ Number of Steps

☒ Global Variables

<input checked="" type="checkbox"/>	L	1u
<input checked="" type="checkbox"/>	VDS	0.9
<input checked="" type="checkbox"/>	VGS	0
<input checked="" type="checkbox"/>	W	10u

Click to add variable

We want to compare  $V^* = \frac{2I_D}{g_m}$  and  $V_{ov} = V_{GS} - V_{TH}$  by plotting them overlaid. Use the calculator to create expressions for  $V^*$  and  $V_{ov}$ .

$V_{ov}$  For PMOS: `v("M1:vgs" ?result "dc")-v("M1:vth" ?result "dc")`

$V^*$  For PMOS: `2*getData("M1:id" ?result "dc")/getData("M1:gm" ?result "dc")`

$V_{ov}$  For NMOS: `v("M2:vgs" ?result "dc")-v("M2:vth" ?result "dc")`


$V^*$  For NMOS: `2*getData("M2:id" ?result "dc")/getData("M2:gm" ?result "dc")`

P5

Test	Name	Type	Details	EvalType	Plot	Save
IEEE...	Vov_P	expr	<code>(v("M1:vgs" ?result "dc") - v("M1:vth" ?result "dc"))</code>	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>
IEEE...	Vstar_P	expr	<code>((2 * getData("M1:id" ?result "dc")) / getData("M1:gm" ?result "dc"))</code>	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>
IEEE...	id_P	expr	<code>getData("M1:id" ?result "dc")</code>	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>
IEEE...	gm_P	expr	<code>getData("M1:gm" ?result "dc")</code>	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>
IEEE...	gds_P	expr	<code>getData("M1:gds" ?result "dc")</code>	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>
IEEE...	Vov_N	expr	<code>(v("M2:vgs" ?result "dc") - v("M2:vth" ?result "dc"))</code>	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>
IEEE...	Vstar_N	expr	<code>((2 * getData("M2:id" ?result "dc")) / getData("M2:gm" ?result "dc"))</code>	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>
IEEE...	id_N	expr	<code>getData("M2:id" ?result "dc")</code>	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>
IEEE...	gm_N	expr	<code>getData("M2:gm" ?result "dc")</code>	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>
IEEE...	gds_N	expr	<code>getData("M2:gds" ?result "dc")</code>	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>


Plot  $V^*$  and  $V_{ov}$  Overlaid vs  $V_{GS}$   
Y-axis of Both Curves Has Same Range For  $M_1 = \text{PMOS}$

P6




Plot  $V^*$  and  $V_{ov}$  Overlaid vs  $V_{GS}$

## Y-axis of Both Curves Has Same Range For $M_2 = \text{NMOS}$



We will notice that at the beginning of the strong inversion region,  $V^*$  and  $V_{ov}$  are relatively close to each other (i.e., square – law is relatively valid). For deep strong inversion (large  $V_{ov}$ : velocity saturation and mobility degradation) or weak inversion (near – threshold and subthreshold operation) the behavior is quite far from the square – law.

**On the  $V^*$  and  $V_{ov}$  Chart Locate the Point at Which  $V^* = 200$  mV.  
Find the Corresponding  $V_{ovQ}$  and  $V_{GSQ}$  For  $M_1 = \text{PMOS}$ .**




**P7**

$$@ V_Q^* = -200 \text{ mV} \rightarrow V_{ovQ} = -196.179 \text{ mV.}$$

$$\rightarrow V^* = -199.9996 \text{ mV} \rightarrow V_{GSQ} = 607.2124 \text{ mV. @ } V_{TH} \approx 0.4 \text{ V.}$$



**On the  $V^*$  and  $V_{ov}$  Chart Locate the Point at Which  $V^* = 200$  mV.  
Find the Corresponding  $V_{ovQ}$  and  $V_{GSQ}$  For  $M_2 = \text{NMOS}$ .**




$$@ V_Q^* = 200 \text{ mV} \rightarrow V_{ovQ} = 207.302 \text{ mV.}$$

$$\rightarrow V^* = 200.0004 \text{ mV} \rightarrow V_{GSQ} = 611.713 \text{ mV. @ } V_{TH} \approx 0.4 \text{ V.}$$

**Plot  $I_D$  vs  $V_{GS}$ . Find its Values at  $V_{GSQ}$  For  $M_1 = \text{PMOS}$**


**P8**



**@ $V_{GSQ} = 607.2124 \text{ mV} \rightarrow I_{DQ} = -11.914 \mu A$ .**

**Plot  $I_D$  vs  $V_{GS}$ . Find its Values at  $V_{GSQ}$  For  $M_2 = \text{NMOS}$**


**P8**



**@ $V_{GSQ} = 611.713 \text{ mV} \rightarrow I_{DQ} = 46.5303 \mu A$ .**




**Plot  $g_m$  vs  $V_{GS}$ . Find its Values at  $V_{GSQ}$  For  $M_1 = \text{PMOS}$**



**@ $V_{GSQ} = 607.2124$  mV  $\rightarrow g_{mX} = 119.083$   $\mu$ S.**


**P8**

**Plot  $g_m$  vs  $V_{GS}$ . Find its Values at  $V_{GSQ}$  For  $M_2 = \text{NMOS}$**




**@ $V_{GSQ} = 611.713$  mV  $\rightarrow g_{mX} = 465.137$   $\mu$ S.**

Plot  $g_{ds}$  vs  $V_{GS}$ . Find its Values at  $V_{GSQ}$  For  $M_1 = \text{PMOS}$ .



@ $V_{GSQ} = 607.2124 \text{ mV} \rightarrow g_{dsx} = 914.349 \text{ nS} \rightarrow r_o = \frac{1}{g_{dsx}} = 1.1 \text{ M}\Omega$

Plot  $g_{ds}$  vs  $V_{GS}$ . Find its Values at  $V_{GSQ}$  For  $M_2 = \text{NMOS}$ .



@ $V_{GSQ} = 611.713 \text{ mV} \rightarrow g_{dsx} = 3.6668 \text{ }\mu\text{S} \rightarrow r_o = \frac{1}{g_{dsx}} = 0.273 \text{ M}\Omega$

P8

Now back to the assumption that we made that  $W = 10 \mu\text{m}$ . This is not the actual value that we will use for our design. But the good news is that  $I_D$  is always proportional to  $W$  irrespective of the operating region and the model of the MOSFET (regardless square – law is valid or no). Thus, we can use ratio and proportion (cross – multiplication) to determine the correct width at which the current will be  $I_{DQ} = 20 \mu\text{A}$  as given in the specs. Calculate  $W$  as shown below. **For ( $M_1 = \text{PMOS}$ )**

**P9**

$W$	$I_D$
$W_{\text{assumed}} = 10 \mu\text{m}$	$I_{Dx} @ V_Q^*$ (From The Chart)
$W_{\text{required}} = ?$	$I_{DQ} = 20 \mu\text{A}$ (From The Specs)

$W$	$I_D$
$W_{\text{assumed}} = 10 \mu\text{m}$	$I_{Dx} @ V_Q^*$ (From The Chart) = $11.914 \mu\text{A}$
$W_{\text{required}} = ?$	$I_{DQ} = 20 \mu\text{A}$ (From The Specs)

$W_{\text{required}} = 16.787 \mu\text{m}$ . **For ( $M_1 = \text{PMOS}$ ).**

Now we are almost done with the design of the amplifier. Note that  $g_m$  is also proportional to  $W$  as long as  $V_{ov}$  is constant. On the other hand,  $r_o = \frac{1}{g_{ds}}$  is inversely proportional to  $W$  ( $I_D$ ) as long as  $L$  is constant. Before leaving this part, calculate  $g_{mQ}$  and  $g_{dsQ}$  using ratio and proportion (cross multiplication).

**P  
10**

$g_m$	$W$
$g_{mx} = 119.083 \mu\text{S}$	$W_{\text{assumed}} = 10 \mu\text{m}$
$g_{mQ_{\text{required}}} = ?$	$W_{\text{required}} = 16.787 \mu\text{m}$

$g_{mQ_{\text{required}}} = 199.905 \mu\text{S}$ .

$g_{ds}$	$W$
$g_{dsx} = 914.349 \text{ nS}$	$W_{\text{assumed}} = 10 \mu\text{m}$
$g_{ds_{\text{required}}} = ?$	$W_{\text{required}} = 16.787 \mu\text{m}$

$g_{dsQ_{\text{required}}} = 1534.918 \text{ nS} \rightarrow r_o = 0.652 \text{ M}\Omega$

Now back to the assumption that we made that  $W = 10 \mu\text{m}$ . This is not the actual value that we will use for our design. But the good news is that  $I_D$  is always proportional to  $W$  irrespective of the operating region and the model of the MOSFET (regardless square – law is valid or no). Thus, we can use ratio and proportion (cross – multiplication) to determine the correct width at which the current will be  $I_{DQ} = 20 \mu\text{A}$  as given in the specs. Calculate  $W$  as shown below. **For ( $M_2 = \text{NMOS}$ )**

**P9**

$W$	$I_D$
$W_{\text{assumed}} = 10 \mu\text{m}$	$I_{Dx} @ V_Q^*$ (From The Chart)
$W_{\text{required}} = ?$	$I_{DQ} = 20 \mu\text{A}$ (From The Specs)

$W$	$I_D$
$W_{\text{assumed}} = 10 \mu\text{m}$	$I_{Dx} @ V_Q^*$ (From The Chart) = $46.5303 \mu\text{A}$
$W_{\text{required}} = ?$	$I_{DQ} = 20 \mu\text{A}$ (From The Specs)

$$W_{\text{required}} N = 4.298 \mu\text{m}. \text{ For } (M_2 = \text{NMOS})$$

Now we are almost done with the design of the amplifier. Note that  $g_m$  is also proportional to  $W$  as long as  $V_{ov}$  is constant. On the other hand,  $r_o = \frac{1}{g_{ds}}$  is inversely proportional to  $W$  ( $I_D$ ) as long as  $L$  is constant. Before leaving this part, calculate  $g_{mQ}$  and  $g_{dsQ}$  using ratio and proportion (cross multiplication).

**P10**

$g_m$	$W$
$g_{mx} = 465.137 \mu\text{S}$	$W_{\text{assumed}} = 10 \mu\text{m}$
$g_{mQ_{\text{required}}} = ?$	$W_{\text{required}} = 4.298 \mu\text{m}$

$$g_{mQ_{\text{required}}} N = 199.916 \mu\text{S}.$$


$g_{ds}$	$W$
$g_{dsx} = 3.6668 \mu\text{S}$	$W_{\text{assumed}} = 10 \mu\text{m}$
$g_{ds_{\text{required}}} = ?$	$W_{\text{required}} = 4.298 \mu\text{m}$

$$g_{dsQ_{\text{required}}} N = 1.576 \mu\text{S} \rightarrow r_o = 0.635 \text{M}\Omega$$


## Part 2

## CURRENT MIRROR


# Circuit



## P1, P2, P3, P4: Schematic




## P5: Symbol For lab\_05\_ws\_cm






## P6: Schematic



## P7: Symbol For lab\_05\_simple\_cm




## P8, P9, P10: Schematic lab\_05\_cm\_tb

CDF Parameter	Value	Display
LN	1u	off
LP	1u	off
WN	4.298u	off
WP	16.787u	off

☒ Global Variables
 

<input checked="" type="checkbox"/> IB	20u
<input checked="" type="checkbox"/> VDD	1.8
<input checked="" type="checkbox"/> VOUT	0.9


Click to add variable



Report The Following: -


### DC Node Voltages for Simple CM

Q1




## DC Node Voltages for WS CM

Q1




## DC OP for Simple CM

Q2



## DC OP for WS CM

Q2



Q3

✚ Check that all transistors have  $V_{GS}$ ,  $g_m$  and  $g_{ds}$  as designed in Part 1.

- Yes, All Transistors Have  $V_{GS}$ ,  $g_m$  and  $g_{ds}$  as designed in Part 1.

Q4


✚ Are all transistors operating in saturation?

- All transistors operate in region 2 (saturation) as shown in the schematic above.

Q5

Perform DC sweep (not parametric sweep) using  $V_{OUT} = 0: 10m: V_{DD}$ . Report  $I_{BOUT}$  vs  $V_{OUT}$  for the two CMs overlaid in the same plot.

lab_05_cm_tb    adexl							
Outputs Setup   Run Preview   Results   Diagnostics							
Test	Name	Type	Details	EvalType	Plot	Save	
IEEE...	IOUT_Simple	signal	/I1/IBOUT	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
IEEE...	IOUT_WS	signal	/I0/IBOUT	point	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	



✚ Comment on the difference between the two circuits.

Q5


- In WS (Wide Swing) Circuit (Green Curve) when Cascoded is added to the circuit it Gives the Accurate Current Mirroring Ratio and its Change with  $V_{ds}$  is Neglected. While in Simple Circuit (Red Curve) it doesn't gives the Accurate Current Ratio, change of the output current with the output voltage because  $V_{ds}$  is changing.
- for the case of cascoded transistors  $V_{ds1} = V_{ds2}$ , and if they have the same length, there're won't be a change in current mirroring ratio.

✚ IBOUT of the simple CM is exactly equal to IBIN\*2 at a specific value of VOUT. Why?

- Yes, Because at the Point ( $V_{out} = 1.19 \text{ V}$ ) =  $V_D$  of  $M_8$  and to have an exact mirroring ratio, it should be equal to that of  $M_7$ ; this is the case at 1.19 V. From the node voltages shown above, the drain of  $M_7$  is 1.19 V.



**Percent of error in  $I_{OUT}$  vs  $V_{OUT}$  (ideal  $I_{OUT}$  should be  $I_{BIN} \times 2$ ) for the two CMs in the current mirror operating region ( $V_{OUT} = 0$  to  $V_{DD} - V^*$ ) overlaid in the same plot.**




Q6

**Comment on the difference between the two circuits.**

- In WS (Wide Swing) Circuit (Blue Curve) when Cascoded is added to the circuit it gives better performance and delivers more accurate current mirroring ratio as the percentage of error is 0 for the region of operation ( $0$  to  $V_{DD} - V^* = 0: 1.6 \text{ V}$ ). This refers to the same reason mentioned before ( $V_{ds1} = V_{ds2}$ ), While in Simple Circuit (Pink Curve) it doesn't give the Accurate Current Ratio.



**Rout vs VOUT (take the inverse of the derivative of IBOUT plot) for the two CMs in the current mirror operating region. ( $V_{OUT} = 0$  to  $V_{DD} - V^*$ ) overlaid in the same plot. Use log scale on the y-axis. Add a cursor at  $V_{OUT} = \frac{V_{DD}}{2}$**



Q7

**Comment on the difference between the two circuits.**

- From the above graph  $R_{out}$  of the WS circuit is higher than that of the simple current mirroring circuit, and the current is more stable at  $2 \times I_{BOUT IDEAL}$  for the WS circuit.

**Comment on the difference between the two circuits.**

- $R_{out} = \frac{dv}{di}$ , Higher  $R_{out}$  gives little changes, as drain voltage is increasing; as a result, the  $R_{out}$  is decreasing.

Analytically calculate  $R_{out}$  of both circuits at  $V_{OUT} = \frac{V_{DD}}{2} = 0.9 \text{ V}$ .  
Compare with simulation results in a table.

Q8

 **Analytical: In WS Circuit**

$$R_{out} = r_{o1}(1 + g_m r_{o2}) + r_{o2} = 9.1 \text{ M}\Omega$$

$$\text{In Simple Circuit } R_{out} = r_o = 318.979 \text{ k}\Omega$$

 **From Simulation:**

**As Shown Above in the Graph in Q7**

$$R_{out}(WS) = 11.7415 \text{ M}\Omega$$

$$R_{out}(\text{Simple}) = 319.616 \text{ k}\Omega$$