

# Cadence Virtuoso LAB (2) Report

By: Magdy Ahmed Abbas Abdelhamid



**Analog IC Design** 

## **Contents:** -

## • Part 1: Sizing Chart

#### **✓** Specifications Achievement: (13 Points)

- o P1: Specs Declaration (Gain, Current and Supply Voltage).
- $\circ$  P2: The first design decision is to choose L = 2 μm.
- o P3: V\* & Gain Definitions for Real and Square law MOSFET.
- $\circ$  P4: Get R<sub>D</sub> & V<sub>R<sub>D</sub></sub>.
- $\circ$  P5: Calculate  $V_Q^*$  Given  $A_V$  and  $V_{R_D}$ .
- $\circ$  P6: The Last variable in the design is to calculate W = 10  $\mu$ m.
- P7: Sweeping  $V_{GS}$  and set  $V_{DS} = \frac{V_{DD}}{2}$
- o P8:  $V^* = \frac{2I_D}{g_m} \& V_{ov} = V_{GS} V_{TH}$  on Calculator.
- P9: Plot V\* and V<sub>ov</sub> Overlaid Vs V<sub>GS</sub>.
- o P10: On the V\* &  $V_{ov}$  Chart Locate  $V_Q^*$  Find  $V_{ov_Q}$  and  $V_{GS_Q}$ .
- $\circ \ \ P11: Plot \ I_D, g_m, and \ g_{ds} \ Vs \ V_{GS} \ Find \ I_{D_X}, g_{m_X} \ \& \ g_{ds_X} \ @ \ V_{GS_Q}.$
- o P12: Cross Multiplication Technique to get the required values.
- P13: Check the Exact Gain  $A_V = -g_m(R_D//r_o)$  meets the Specs.

#### • Part 2: CS Amplifier

#### **✓** Op and AC Analysis (6 Questions)

- o Q1: Create a testbench for the resistive loaded CS amplifier.
- Q2: Simulate the DC OP.
   Compare the results with the results you obtained in Part 1.
- Q3: Compare r<sub>o</sub> and R<sub>D</sub>.
   Do you expect the error to remain the same if we use min L?
- o Q4: Calculate the intrinsic gain of the transistor.
- o Q5: Calculate the amplifier gain and the intrinsic gain analytically.
- o Q6: Create a new simulation configuration and run AC analysis.

#### ✓ Gain Non - Linearity (6 Questions)

- o Q1: Perform a DC sweep for the input voltage.
- o Q2: Report V<sub>OUT</sub> vs V<sub>IN</sub>. Is the relation linear? Why?
- $\circ$  Q3: Plot the derivative vs  $V_{IN}$ , Is the gain linear?
- Q4: Set the properties of the voltage source to apply a transient stimulus.
- o Q5: Plot gm vs time. Does gm vary with the input signal?
- o Q6: Is this amplifier linear? Comment.

**COMMON SOURCE AMPLIFIER** 



## SIZING CHART

#### P1:


We would like to design a resistive loaded CS amplifier that meets the specifications in the Table below.

The design process involves selecting the sizing of the transistor (W & L), the bias point (V\_{GS}) and the resistive load (R\_D).

# **Specs (Specifications)**

DC Gain (A <sub>v</sub> )	-6	
Supply (V <sub>DD</sub> )	1.8 V.	
<b>Current Consumption (ID)</b>	150 μΑ.	

## **Schematic**




P2	The first design decision is to choose $L.$ Since there is no spec on bandwidth (speed), we may choose a relatively long $L$ to provide large $r_o$ and avoid short channel effects. Note that $r_o$ appears in parallel with RD. Assume we will choose $L=2\mu m.$

$$|\mathbf{A}_{\mathbf{v}}| \approx \mathbf{g}_{\mathbf{m}} \mathbf{R}_{\mathbf{D}} = \frac{2\mathbf{I}_{\mathbf{D}}}{\mathbf{V}_{\mathbf{ov}}} \times \mathbf{R}_{\mathbf{D}} = \frac{2\mathbf{V}_{\mathbf{R}_{\mathbf{D}}}}{\mathbf{V}_{\mathbf{ov}}} \rightarrow \mathbf{We} \ \mathbf{used} \ \mathbf{g}_{\mathbf{m}} = \frac{2\mathbf{I}_{\mathbf{D}}}{\mathbf{V}_{\mathbf{ov}}}, \mathbf{V}_{\mathbf{ov}} = \frac{2\mathbf{I}_{\mathbf{D}}}{\mathbf{g}_{\mathbf{m}}}$$

$$\mathbf{V}^{*} = \mathbf{V}$$

$$\begin{array}{c} \textbf{P3} & \textbf{V}^* = \textbf{V}_{ov} \\ \rightarrow \textbf{For Real MOSFET.} \\ \textbf{V}_{ov} \neq \frac{2\textbf{I}_D}{\textbf{g}_m} \rightarrow \textbf{Define V}^* = \frac{2\textbf{I}_D}{\textbf{g}_m} \Leftrightarrow \textbf{g}_m = \frac{2\textbf{I}_D}{\textbf{V}^*} \text{, } |\textbf{A}_v| \approx \frac{2\textbf{V}_{R_D}}{\textbf{V}^*} \end{array}$$




$$\begin{split} &V_{DC} = \frac{v_{DD}}{2} = V_{CM_{\,0}} = V_{R_{\,D}} = I_{D} \times R_{\,D} \\ &V_{R_{\,D}} = \frac{v_{DD}}{2} = \frac{1.8}{2} = 0.\,9\,\,V \to I_{D} \times R_{\,D} = V_{R_{\,D}} \to 150\,\,\mu\text{A} \times R_{\,D} = 0.\,9 \\ &R_{\,D} = 6\,\,k\Omega. \end{split}$$


$$\begin{aligned} &\text{Given } |A_v| = 6 \text{ and } V_{R_D} = 0.9 \text{ V } (V^* \neq V_{ov}) \\ |A_v| &= g_m R_D = \frac{2V_{R_D}}{V^*} \rightarrow V^* = \frac{2V_{R_D}}{|A_v|} = \frac{2\times 0.9}{6} = 0.3 \text{ V.} \\ V_Q^* &= 300 \text{ mV.} \end{aligned}$$


**P4** 

Since the square – law is not accurate, we cannot use it to determine the sizing. Instead, we will use a sizing chart generated from simulation. Create a testbench for NMOS and PMOS characterization (we will use the PMOS later in Part 2 of this lab). Use W = 10  $\mu$ m (we will understand why shortly). and L = 2  $\mu$ m (the same L that we chose before).

The remaining variable in the design is to calculate W.








 $@V_{GS_Q} = 687.\,658\ mV \to g_{m_X} = 330.\,999\ \mu S.$ 

**P11** 

## Plot g<sub>ds</sub> vs V<sub>GS</sub>. Find its Values at V<sub>GSQ</sub>



$$@V_{GS_Q} = 687.658 \; mV \rightarrow g_{ds_X} = 1.9562 \; \mu S \rightarrow r_o = \frac{1}{g_{ds_X}} = 511.2 \; k\Omega$$

Now back to the assumption that we made that  $W=10\mu m$ . This is not the actual value that we will use for our design. But the good news is that  $I_D$  is always proportional to W irrespective of the operating region and the model of the MOSFET (regardless square – law is valid or not). Thus, we can use ratio and proportion (cross-multiplication) to determine the correct width at which the current will be  $I_{D_Q}=150~\mu A$  as given in the specs. Calculate W as shown below.

P12

W	$I_{\mathbf{D}}$	
$W_{assumed} = 10 \mu m$	I <sub>Dx</sub> @ V <sub>Q</sub> * (From The Chart)	
$W_{required} = ?$	$I_{D_Q} = 150 \mu A \text{ (From The Specs)}$	

W	$I_{\mathrm{D}}$	
$W_{assumed} = 10 \ \mu m$	$I_{D_X} @ V_Q^*  ext{ (From The Chart)} = 49.66 \mu A$	
$W_{required} = ?$	$I_{D_Q} = 150 \mu A \text{ (From The Specs)}$	
$W_{required} = 30.21 \mu m.$		

Now we are almost done with the design of the amplifier. Note that  $g_m$  is also proportional to W as long as  $V_{ov}$  is constant. On the other hand,  $r_o = \frac{1}{g_{ds}}$  is inversely proportional to W  $(I_D)$  as long as L is constant. Before leaving this part, calculate  $g_{m_Q}$  and  $g_{ds_Q}$  using ratio and proportion (cross-multiplication) and double check that  $A_v = -g_m(R_D||r_o)$  meet the required gain spec.

P13

$\mathbf{g}_{\mathbf{m}}$	W	
$g_{m_X} = 330.999 \mu\text{S}$	$W_{assumed} = 10 \mu m$	
$g_{m_{required}} = ?$	$W_{required} = 30.21 \mu m$	

 $g_{m_{required}} = 999.95 \,\mu\text{S}.$ 

$g_{ds}$ W	
$g_{ds_X} = 1.9562 \mu S$	$W_{assumed} = 10 \ \mu m$
$g_{ds_{required}} = ?$	$W_{required} = 30.21  \mu m$


$$g_{ds_{required}} = 5.\,91~\mu\text{S} \rightarrow r_o = 169.\,214~k\Omega$$

**Check The Gain:**  $|A_v| = g_m(R_D||r_o) = 5.794$ 


Compared by  $|A_v| = 6$  this error due to ignoring  $r_o$  we can raise it by increase L or  $R_D$ .



## CS AMPLIFIER



# **Schematic**




# **OP and AC Analysis**

Create a testbench for the resistive loaded CS amplifier using the  $V_{GS_0}$  ,  $R_D$ ,  $\ L$ , and  $\ W$  that you got from the previous part.

**Q1** 

Q2






Annotate Balloon Display Mode Expression Terminal:cdsTerm(B) Terminal:cdsTerm(D) none Terminal:cdsTerm(G) none V Terminal:cdsTerm(S) Parameter:cdsParam(1) Component Parameter \_\_ model Parameter:cdsParam(2) Component Parameter V V Component Parameter ✓ w DC Operating Point ✓ ids DC Operating Point 🗹 gm DC Operating Point ✓ vgs DC Operating Point ✓ vds DC Operating Point 🗹 gds DC Operating Point ✓ region Name:cdsName() Instance Name

 $I_{DS}=150.5~\mu A$  ,  $g_m=1.004~mS$  ,  $V_{GS}=687.7~mV$  ,  $V_{DS}=896.8~mV$  ,  $g_{ds}=5.931~\mu S$  , Region=2 (Saturation).

	DC OP	Part 1	Part 2	Error	
	I <sub>DS</sub>	150 μΑ	150. 5 μΑ	0.33 %	
	g <sub>m</sub>	999.95 μS	1.004 mS	0.4%	
<b>Q2</b>	g <sub>ds</sub>	5. 91 μS	5.931 μS	0.36 %	
	V <sub>DS</sub>	900 mV	896.8 mV	0.36 %	
	$V_{GS}$	687. 658 mV	687.7 mV	0.0061 %	
Q3	<ul> <li>Compare r₀ and R₀ Is the assumption of ignoring r₀ justified in this case? Do you expect the error to remain the same if we use min L?</li> <li>For this case: r₀ = 1/gds = 168.61 kΩ, R₀ = 6 k</li> <li>Since, r₀ ≫ R₀ and r₀ &amp; R₀ Connected Parallel to each other. Therefore, We Can Ignore r₀ for (Long Channel) (The assumption of ignoring r₀ justified in this case)</li> <li>The Error is Very Small.</li> <li> A₀   = gmR₀ = 6.024,  A₀   = gm(r₀//R₀) = 5.817</li> <li>For short channel lengths, r₀ would be comparable to R₀, and this approximation would not be reliable anymore.</li> </ul>				
Q4	$\clubsuit$ Calculate the intrinsic gain of the transistor. $ A_i =g_m r_o$ $\circ \  A_v =g_m R_D=6.024 \ , \  A_i =1.004m\times \frac{1}{5.931\mu}=169.28$				
Q5	<ul> <li>Calculate the amplifier gain analytically.         What is the relation (≪, &lt;, ≈, &gt;, ≫) between the amplifier gain and the intrinsic gain?</li> <li> A<sub>v</sub>  = g<sub>m</sub>R<sub>D</sub> = 6.024 ,  A<sub>i</sub>  = g<sub>m</sub>r<sub>o</sub> = 169.28</li> <li>Amplifier Gain ≪ Intrinsic Gain.</li> <li>Intrinsic Gain is the maximum Gain can the Transistor Reach.</li> </ul>				




Report the gain vs frequency.

Annotate the DC gain and make sure it meets the spec.

$$Gain = \frac{V_{out}}{AC - Vin} = \frac{V_{out}}{1} = V_{out}$$

**Q6** 

**Gain Vs Frequency** 




Gain = 5.814,  $|A_v| = 6$  (Specs), Error = 3.1 %

The DC gain roughly meets the spec, and This Error Due to in Specs Gain =  $g_m R_D = 6$  Neglecting the  $r_o$ .

The Simulation Gain =  $g_m(R_D||r_o)$  = 5.814 take  $r_o$  into consideration. To make this gain approach to the Specs Gain then we Want to Increase (L because L is inverse proportional to  $r_o$ ) or  $(R_D)$ .

## **Gain Non – Linearity**

Create a new simulation configuration. Perform a DC sweep for the input voltage from 0 to  $V_{DD}$  with 2 mV step.



## **♣** Report V<sub>out</sub> vs V<sub>in</sub>. Is the relation linear? Why?


- $\circ$  The relation between  $V_{out}$  and  $V_{in}$  is nonlinear because changing  $V_{in}$  will change gm (function of  $V_{in}$ ) so the gain changes (function of  $V_{in}$ ) so  $V_{out}$  changes, but we can say that it almost linear in saturation region when input signal is small, and linearity improves as input signal amplitude decreases.
  - $\circ$  Before  $V_{th}$ ,  $I_D$  approximately is zero before it starts to change in subthreshold region then,  $V_{out} = V_{DD}$ .
  - After  $V_{th}$  &  $(V_{GS} = V_{in}) < V_{DS} + V_{TH}$ , the transistor acts in saturation region. (Linear relation)
  - After reaching  $(V_{GS} = V_{in}) > V_{DS} + V_{TH}$ , the transistor acts in triode region. (Non Linear relation)

## Q2

 $\rightarrow$  Calculate the derivative of  $V_{out}$  using calculator.

deriv<mark>(</mark>v("/VOUT" ?result "dc")

Plot the derivative vs  $V_{in}$ . The derivative is itself the small signal gain.




Q3


#### **↓** Is the gain linear (independent of the input)? Why?

- o It's non-linear (dependent on the input), because for each bias voltage  $(V_{GS})$ , there's different transconductance. The gain of amplifier is non linear and depends on the transconductance,  $g_m = K(V_{GS} V_{TH})$ . However, for small signals, the gain is roughly constant and depends only on the dc bias voltage.
- $\circ$  The gain is nonlinear where it is function of  $(V_{in})$  and gain isn't constant for different  $V_{in}$  where gain increases in saturation region by increasing  $V_{in}$  until it reaches max value at edge of saturation then it decreases again in triode region.


Set the properties of the voltage source to apply a transient stimulus (sine wave of 1kHz frequency and 10 mV amplitude superimposed on the DC input voltage).



Q4



Create a new simulation configuration. Run transient simulation for 2ms. Plot  $g_m$  vs time.



Purple Curve =  $V_{in}$ , Red Curve =  $g_m$ 

#### $\blacksquare$ Does $g_m$ vary with the input signal? What does that mean?

Yes, g<sub>m</sub> Vary With V<sub>in</sub> As gm varies like the input signal with same frequency, but around the dc transconductance.
 (Changes in micro siemens) as g<sub>m</sub> is function of V<sub>in</sub> and the gain is non-linear.

#### Is this amplifier linear? Comment.

No, it's Not Linear.
 The amplifier is non – linear for large signal model
 (DC, Transient) because its gain varies with the input voltage.
 However, for small signals (AC) like the 10mv signal here, it could be approximated to say it's linear. In the above graph, we can see that V<sub>out</sub> is an amplified version of vin with no distortion, and that was my conclusion.

Q5