



# **ADT & Cadence Virtuoso LAB (7) Report**

By: Magdy Ahmed Abbas Abdelhamid




**Analog Electronics Workshop**

**5T - OTA Required Specifications**


DC Current ( $I_{REF}$ )	10 $\mu$ A.
Supply ( $V_{DD}$ )	1.8 V.
$V_{DS} = \frac{V_{DD}}{3}$	0.6 V.
Length (L)	0.18 $\mu$ m, 0.4 $\mu$ m: 0.4 $\mu$ m: 2 $\mu$ m.
Load	5 pF.
Open loop DC Voltage gain	$\geq 34$ dB.
CMRR @ DC	$\geq 74$ dB.
Phase Margin	$\geq 70^\circ$
OTA Current Consumption	$\leq 20$ $\mu$ A.
CM Input Range – Low	$\leq 0.8$ V.
CM Input Range – High	$\geq 1.5$ V.
GBW	$\geq 5$ MHZ.

# Using ADT Device Xplore, plot the following design charts vs gm/ID for PMOS.


(1)  $g_m/g_{ds}$




(2)  $I_D/W$



### (3) $g_m/C_{gg}$ (Use Advanced Y Expression)




### (4) $V_{GS}$



## Using ADT Device Xplore, plot the following design charts vs gm/ID for NMOS.

(5)  $g_m/g_{ds}$



Plot 1A Plot 1B Plot 1C Plot 1D

Inputs: Plot 1A OK

UT: ex\_nch\_tt\_27.tut

Temp (°C): 27.0

Corner: 1

Y-axis: gm/ID

X-axis: gm/gds

Use Advanced Y Expression

Y Expr:

LI: 0.0001, 4.0, 4.0, 4.0

gm/ID: 10


W/L: 1000

W/L: 10

Scale Adjustment

Plot Append Clear

(6)  $I_D/W$



Plot 1A Plot 1B Plot 1C Plot 1D

Inputs: Plot 1B OK

UT: ex\_nch\_tt\_27.tut

Temp (°C): 27.0

Corner: 1

Y-axis: gm/ID

X-axis: ID/W

Use Advanced Y Expression

Y Expr:

LI: 0.0001, 4.0, 4.0, 4.0

gm/ID: 10


W/L: 1000

W/L: 10

Scale Adjustment

Plot Append Clear

## (7) $g_m/C_{gg}$ (Use Advanced Y Expression)



Plot 1A Plot 1B Plot 1C Plot 1D

Report: Plot 1A OK

Unit: ex\_nch\_tt\_27.tut

Temp (°C): 27.0

Corner: B

X-axis: GM/D

Y-axis:  $gm/C_{gg}$

☒ Use Advanced Y Expression

F-Exp:  $gm/C_{gg}$

L:  $0.18u, 0.4u, 0.8u$

SPICE:  $gm$


Y0: 0.0

Y1: 2.5

Scale Adjustment: 1.0

Plot Append Close

## (8) $V_{GS}$



Plot 1A Plot 1B Plot 1C Plot 1D

Report: Plot 1A OK

Unit: ex\_nch\_tt\_27.tut

Temp (°C): 27.0

Corner: B

X-axis: GM/D

Y-axis:  $V_{GS}$

☐ Use Advanced Y Expression

F-Exp:  $V_{GS}$

L:  $0.18u, 0.4u, 0.8u$

SPICE:  $V_{GS}$

Y0: 0.0

Y1: 1.6



Scale Adjustment: 1.0

Plot Append Close

## Part 2

### OTA DESIGN

#### 5T – OTA Design.





## Report the following:

- ❖ **Detailed design procedure and hand analysis. You need to explain why you chose the architecture that you implemented (Topology Selection).**
- The Required gain is not High (only  $34 \text{ dB} = 50$ ) So it Can be Achieved by a Simple Single Stage OTA.
  - If The Gain is High, We Must use Cascode or Two Stage OTA.
- Since The Required CMIR is Close to  $V_{DD}$ , we need to use a NMOS input Stage ( $\text{CMIR} \rightarrow V_{in} = 0.8 - 1.5$ ).
- NMOS input Stage has Other Advantages as Well
  - NMOS has Low input bias current, and High input impedance.
  - NMOS has Lower input voltage noise, and Faster response time.
- Single Stage OTA has a Single Dominant Pole, so we Don't need to Worry about Phase Margin.
  - For two – Stage you Must use Compensation Network.
- Use Simple Current Mirror for Biasing.
  - The Reference Current is  $10 \mu\text{A}$ .
  - Doubled by Mirror Such That  $20 \mu\text{A}$  goes to Diff. Pair ( $10 \mu\text{A}$ ) for Each Branch.



## ❖ hand analysis:

### ❖ Design of Input Pair.

- $GBW = \frac{g_{m1,2}}{2\pi C_L}$ ,  $g_{m1,2} = 2\pi \times 5p \times 5M \approx 160 \mu S$ .  
 $I_D = \frac{20\mu}{2} = 10 \mu A$ ,  $\frac{g_m}{I_D} = 16 S/A$ ,  $r_o = \frac{2A_v}{g_m}$ ,  $g_{ds} = \frac{1}{r_o}$
- Next, we need to Find the Channel Length to get the Required Gain.
- We Assume PMOS and NMOS have Same  $g_{ds}$ 
  - $g_{ds1,2} = g_{ds3,4} = 2 \mu S$ ,  $A_v = \frac{g_m r_o}{2} \rightarrow \frac{g_m}{g_{ds}} > 80$
  - $\frac{g_m}{g_{ds}} = 2A_v = g_m r_o$ ,  $\frac{g_m}{I_D} = 16$ ,  $L = 570nm$  (From Design Chart).
- Going to the  $\frac{I_D}{W}$  Chart  $\rightarrow W = 3.8 \mu m$ ,  $r_o = \frac{2A_v}{g_m}$ ,  $g_{ds} = \frac{1}{r_o}$

### ❖ Design of Current Mirror Load. (Using ADT PMOS Charts)

- From the DC gain Spec Select the Length of the Current Mirror Load.
- $\lambda = \frac{g_{ds}}{I_D} = \frac{g_m/I_D}{g_m/g_{ds}}$  Slightly Increase With  $\frac{g_m}{I_D}$  (Weak Dependence).
- Assume an Arbitrary but Large  $\frac{g_m}{I_D}$ , e.g.,  $\frac{g_m}{I_D} = 10 \rightarrow$  get  $g_m = 100 \mu S$ .
- Then then from  $\frac{g_m}{g_{ds}}$  Chart  $\rightarrow$  get L.
- The Design of the Current Mirror Load is Determined by CMIR, noise, and Output Swing Specs.
  - $CMIR_{HIGH} = V_{DD} - |V_{GS3}| + V_{GS1} - V_{dsat1} < 1.5 V$ .
- Get  $V_{GS1}$  and  $V_{dsat1}$  (or Use  $V_1^*$ )
  - $1.5 = V_{DD} - |V_{GS3}| + V_{GS1} - V_{dsat1}$
- Go to  $\frac{I_D}{W}$  Chart  $\rightarrow$  Get W

### ❖ Design of Tail Current Source. (Using ADT NMOS Charts)

- $A_{vCM} = \frac{V_{out}}{V_{ICM}} \approx -\frac{1}{2g_{m3,4}R_{SS}}$ ,  $R_{SS} = r_o > 500 k\Omega$ ,  $g_{ds} < 2 \mu S$ .
- $CMRR = \frac{A_v}{A_{vCM}} \approx g_{m1,2}(r_{o1} // r_{o2}) \cdot 2g_{m3,4}R_{SS}$
- $\lambda = \frac{g_{ds}}{I_D}$  Slightly Increase With  $\frac{g_m}{I_D}$  (Weak Dependence).
- Assume an Arbitrary but Large  $\frac{g_m}{I_D} \rightarrow$  get L
- $CMIR_{LOW} = V_{GSb} + V_{dsat0} = 0.8 V$ .
- The Tail Current Source Has Double the Current.
- Going to the  $\frac{I_D}{W}$  Chart  $\rightarrow$  get W.

**Table Showing  $W, L, g_m, I_D, \frac{g_m}{I_D}, V_{dsat}, V_{ov} = V_{GS} - V_{th}, V^* = \frac{2I_D}{g_m}$**   
**For All Transistors (As Calculated From  $\frac{g_m}{I_D}$  Curves)**

- From the Design Charts:


Transistors	Input Pair M1 & M2	Current Mirror Loads M3 & M4	Tail Current Source	
			M0	Mb
<b>W</b>	<b>3.8 <math>\mu\text{m}</math>.</b>	<b>4.2 <math>\mu\text{m}</math>.</b>	<b>6.3 <math>\mu\text{m}</math>.</b>	<b>3.14 <math>\mu\text{m}</math>.</b>
<b>L</b>	<b>570 nm.</b>	<b>535 nm.</b>	<b>1.4 <math>\mu\text{m}</math>.</b>	<b>1.4 <math>\mu\text{m}</math>.</b>
<b><math>g_m</math></b>	<b>160 <math>\mu\text{S}</math>.</b>	<b>100 <math>\mu\text{S}</math>.</b>	<b>200 <math>\mu\text{S}</math>.</b>	<b>100 <math>\mu\text{S}</math>.</b>
<b><math>I_D</math></b>	<b>10 <math>\mu\text{A}</math>.</b>	<b>10 <math>\mu\text{A}</math>.</b>	<b>20 <math>\mu\text{A}</math>.</b>	<b>10 <math>\mu\text{A}</math>.</b>
<b><math>\frac{g_m}{I_D}</math></b>	<b>16</b>	<b>10</b>	<b>10</b>	<b>10</b>
<b><math>V_{dsat}</math></b>	<b>98 mV.</b>	<b>167 mV.</b>	<b>158 mV.</b>	<b>158 mV.</b>
<b><math>V_{ov} = V_{GS} - V_{th}</math></b>	<b>114 mV.</b>	<b>195 mV.</b>	<b>165 mV.</b>	<b>165 mV.</b>
<b><math>V^* = \frac{2I_D}{g_m}</math></b>	<b>125 mV.</b>	<b>200 mV.</b>	<b>200 mV.</b>	<b>200 mV.</b>

## Part 3

### OPEN LOOP OTA SIMULATION

## Schematic

- (1) Schematic of the OTA with DC node voltages clearly annotated.



LN1	570n
LN3	1.4u
LP2	535n
WN1	3.8u
WN3	6.3u
WN4	3.14u
WP2	4.2u


Hide

Cancel

Defaults

Help

## DC Node Voltages Annotated Clearly



### DC Analysis

Global Variables	
<input checked="" type="checkbox"/> VICM	1.15
<input checked="" type="checkbox"/> VICMAC	0
<input checked="" type="checkbox"/> VID	0
<input checked="" type="checkbox"/> VIDAC	0

Is the current (and  $g_m$ ) in the input pair exactly equal? (YES).

- Yes, Currents and  $g_m$  are the Same.

IEEE_Workshop:LAB_7_PART_3_tb:1	$g_{m\_M1}$	163.6u
IEEE_Workshop:LAB_7_PART_3_tb:1	$g_{m\_M2}$	163.6u
IEEE_Workshop:LAB_7_PART_3_tb:1	$I_{D\_M1}$	9.956u
IEEE_Workshop:LAB_7_PART_3_tb:1	$I_{D\_M2}$	9.956u

$$g_{m1} = g_{m2} = 163.6 \mu S.$$

$$I_{D1} = I_{D2} = 9.956 \mu A.$$

## ✚ What is DC voltage at VOUT? Why?

E VOUT x	
VIDAC	VOUT (V)
1 0.000	1.171

- **Simulation:**  $V_{OUT} = 1.171 \text{ V}$  its Constant Value for  $V_{OUT}$  as We Run DC Analysis With  $V_{ICM} = 1.15 \text{ V}$  Approximately Equals  $V_{OUT}$  As it's following the diode connected node.
- **Hand Analysis:**  $V_{OUT_{DC}} = V_{DD} - V_{GS_{3,4}} = 1.8 - 0.629 = 1.171 \text{ V}.$

## (2) Diff. Small Signal CCS: -


### ✚ AC Analysis

Global Variables		
<input checked="" type="checkbox"/>	VICM	1.15
<input checked="" type="checkbox"/>	VICMAC	0
<input checked="" type="checkbox"/>	VID	0
<input checked="" type="checkbox"/>	VIDAC	1

Test	Name	Type	Details	EvalType	Plot	Save
IEEE...	Ao	expr	$\text{ymax}(\text{mag}(\text{v}("/\text{VOUT}" ?\text{result "ac"})))$	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>
IEEE...	Ao_dB	expr	$\text{dB20}(\text{ymax}(\text{mag}(\text{v}("/\text{VOUT}" ?\text{result "ac"})))$	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>
IEEE...	BW	expr	$\text{bandwidth}(\text{mag}(\text{v}("/\text{VOUT}" ?\text{result "ac"})))$	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>
IEEE...	fu	expr	$\text{unityGainFreq}(\text{mag}(\text{v}("/\text{VOUT}" ?\text{result "ac"})))$	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>
IEEE...	GBW	expr	$(\text{Ao} * \text{BW})$	point	<input checked="" type="checkbox"/>	<input type="checkbox"/>

Test	Output	Nominal
IEEE_Workshop:LAB_7_PART_3_tb:1	Ao	56.35
IEEE_Workshop:LAB_7_PART_3_tb:1	Ao_dB	35.02
IEEE_Workshop:LAB_7_PART_3_tb:1	BW	90.92k
IEEE_Workshop:LAB_7_PART_3_tb:1	fu	5.143M
IEEE_Workshop:LAB_7_PART_3_tb:1	GBW	5.123M

 Plot diff gain (in dB) vs frequency.



 Compare simulation results with hand calculations in a table.


Specs.	Simulation	Hand Analysis
$A_o$	56.35	$g_{m_{1,2}} * \frac{r_o}{2} = 55.64$
$A_{o_{dB}}$	35.02 dB	34.01 dB.
BW	90.92 KHZ	$\frac{1}{2\pi RC_L} = 95.5 \text{ KHZ}$
$f_u$	5.143 MHZ	$\frac{g_m}{2\pi C_L} = 5.21 \text{ MHZ}$
GBW	5.123 MHZ	$A_v * BW = 5.31 \text{ MHZ}$

### (3) CM Small CCS: -

#### AC Analysis


Global Variables		
<input checked="" type="checkbox"/>	VICM	1.15
<input checked="" type="checkbox"/>	VICMAC	1
<input checked="" type="checkbox"/>	VID	0
<input checked="" type="checkbox"/>	VIDAC	0

Plot CM gain in dB vs frequency.






 Compare simulation results with hand calculations in a table.

Test	Output	Nominal
IEEE_Workshop:LAB_7_PART_3_tb:1	Ao	6.382m
IEEE_Workshop:LAB_7_PART_3_tb:1	Ao_dB	-43.9
IEEE_Workshop:LAB_7_PART_3_tb:1	BW	90.93k
IEEE_Workshop:LAB_7_PART_3_tb:1	GBW	580.3
IEEE_Workshop:LAB_7_PART_3_tb:1	CM Gain	

Specs.	Simulation	Hand Analysis
$A_o$	6.382m	$\frac{1}{2g_{m_{3,4}}R_{ss}} = 6.11m$
$A_{o_{dB}}$	-43.9 dB	-44.1 dB

#### (4) CMRR




✚ Compare simulation results with hand calculations in a table.

Specs.	Simulation	Hand Analysis
CMRR	78.919 dB	$2g_{m_{3,4}}R_{ss}g_{m_{1,2}} * \frac{r_o}{2} = 78.172 \text{ dB}$

(5) Diff large signal ccs: -


✚ Plot VOUT vs VID.




✚ From the plot, what is the value of  $V_{out}$  at  $V_{ID} = 0$ ? Why?

- This Value is the Same like that we Get Before (DC Value).  
And its Following the Diode Connection.


$$V_{OUT_{DC}} = V_{DD} - V_{GS_{3,4}} = 1.8 - 0.629 = 1.171 \text{ V.}$$



**Plot the derivative of VOUT vs VID. Compare the peak with Avd.**




**Compare the peak with Avd .**



**The Peak = 56.5318 Approximately equals to Avd = 56.35**

## (6) CM large signal ccs (region vs VICM): -

- Plot “region” OP parameter vs VICM for the input pair and the tail current source (0 cut-off, 1 triode, 2 sat, 3 subth, and 4 breakdown).




- As We See input pair and the tail current source Transistors All in Saturation Region in VICM Range from 0.8 V to  $V_{DD}$ .

## Part 4

### CLOSED LOOP OTA SIMULATION

#### Schematic



#### (1) Closed Loop

✚ Is the current (and  $g_m$ ) in the input pair exactly equal? Why?

Test	Output	Nominal
IEEE_Workshop:LAB_7_PART_4_tb:1	ID_M1	9.498u
IEEE_Workshop:LAB_7_PART_4_tb:1	gm_M1	156.8u
IEEE_Workshop:LAB_7_PART_4_tb:1	ID_M2	9.877u
IEEE_Workshop:LAB_7_PART_4_tb:1	gm_M2	160.9u

**Not Equal, As the Feedback Loop Connected to Output Node Return to one of the Inputs, so  $V_{in}$  in two Inputs Not Equal.**



**therefore  $I_1 \neq I_2$  ,  $g_{m1} \neq g_{m2}$**

✚ Calculate the Mismatch in  $ID$  and  $g_m$ .

- Mismatch ( $I_D$ ) = 0.379  $\mu A$  = 379 nA.
- Mismatch ( $g_m$ ) = 4.1  $\mu S$ .

## (2) Loop Gain


Plot loop gain in dB vs frequency. (Stability analysis magnitude).



/phaseMargin x	
VIN	/phase... (Deg)
1 1.150	90.55



### Plot loop gain phase vs frequency.



### Compare DC gain and GBW with those obtained from open-loop simulation. Comment.

GBW	5.117M
Phase Margin	90.55
DC Gain	56.5

Gain is the same of the open loop gain because the feedback is unity gain (Beta = 1).

### Compare simulation results with hand calculations in a table.

P.O.C	Simulation	Hand
DC Gain	56.5	$A_v * \beta = 56.35$
GBW	5.117 MHZ	$\frac{g_m}{2\pi C_L} = 5.1216 \text{ MHZ}$

## Specs. Achieved

Specs	Required	Achieved
DC Current ( $I_{REF}$ )	<b>10 <math>\mu</math>A.</b>	
Supply ( $V_{DD}$ )	<b>1.8 V.</b>	
Load	<b>5 pF.</b>	
Open loop DC Voltage gain	<b><math>\geq 34</math> dB.</b>	<b>35.02 dB.</b>
CMRR @ DC	<b><math>\geq 74</math> dB.</b>	<b>78.92 dB.</b>
Phase Margin	<b><math>\geq 70^\circ</math></b>	<b>90.55<math>^\circ</math></b>
OTA Current Consumption	<b><math>\leq 20</math> <math>\mu</math>A.</b>	<b>20 <math>\mu</math>A.</b>
CM Input Range – Low	<b><math>\leq 0.8</math> V.</b>	<b>0.75 V.</b>
CM Input Range – High	<b><math>\geq 1.5</math> V.</b>	<b>1.8 V.</b>
GBW	<b><math>\geq 5</math> MHZ.</b>	<b>5.117 MHZ.</b>