

Design Checks

LINTING LIST

Design Verilog Code

```
module top(clk, rst, in1, in2, out1, out2);
input clk, rst, in1, in2;
output reg out1, out2;
reg [1:0] cs, ns;
reg r1;
wire a;
assign a = ~in1 ;
always @(posedge clk or posedge rst)
if (rst)
always @ (*) begin
  case (cs)
       : ns <= 1;
       : ns <= 1;
       : ns <= in1;
    default : ns <= 0;
 endcase
always @ (posedge clk or posedge rst) begin
if (rst)
 out2 <= 1'b0;
 case ( {a,in1} )
  2'b00: out2 <= 1'b0;
  2'b01: out2 <= in2/in1;</pre>
    2'b11: out2 <= in1 ? in2/in1 : 1'b0;
    default: out2 <= 1'b1;</pre>
  endcase
end
always @ (*)
 if (rst)
    out1 <= 1'b0;
    if (in1)
      out1 <= in1;
always @(posedge clk)
 r1 <= 1'b0;
always @(posedge clk)
  if (rst)
    out1 <= 1'b0 ;
    if (in1)
      out1<= in2;
      out1<= 1'bx;
endmodule
```

Synthesis Design issues		hesis Design issues
Code Snippet		Description

always @(posedge clk) r1 <= 1'b0; Incomplete Sensitivity List: The always block with @(posedge clk) for signal "r1" should also include the rst signal in its sensitivity list. Missing "rst" in the sensitivity list could lead to incorrect behavior during reset.

```
always @(posedge clk)
r1 <= 1'b0;
```

Inferred Latch: The always block for signal "r1" is missing a reset condition. As a result, an inferred latch may be created, which is not desirable for synthesis. The synthesis tool can flag this issue and suggest adding a reset condition to avoid latches.

```
if (rst)
  out2 <= 1'b0;
if (rst)
  out1 <= 1'b0;</pre>
```

Non-standard Reset Polarity: The reset condition in some always blocks is active-high (i.e., "rst" is asserted high for reset). If the standard for the design is active-low reset, synthesis tools can identify this inconsistency.

```
assign a = ~in1 ;
always @ (posedge clk or posedge rst) begin
if (rst)
  out2 <= 1'b0;
else
  case ( {a,in1} )
    2'b00: out2 <= 1'b0;
    2'b01: out2 <= in2/in1;
    2'b11: out2 <= in1 ? in2/in1 : 1'b0;
    default: out2 <= 1'b1;
endcase</pre>
```

Combining Blocking and Non-Blocking

Assignments: The mixing of blocking and non-blocking assignments in some always blocks can lead to race conditions and undesired behavior during synthesis like in "a" variable. Synthesis tools can catch these occurrences.

```
always @ (posedge clk or posedge rst) begin
if (rst)
  out2 <= 1'b0;
else
  case ( {a,in1} )
    2'b00: out2 <= 1'b0;
    2'b01: out2 <= in2/in1;
    2'b11: out2 <= in1 ? in2/in1 : 1'b0;
    default: out2 <= 1'b1;
endcase
end</pre>
```

Non-synthesizable Case Statement: The case statement in the always block for "out2" has complex conditions involving arithmetic and conditional expressions. Some synthesis tools may not support such complex case statements and might flag them as non-synthesizable.

```
case ( {a,in1} )
  2'b00: out2 <= 1'b0;
  2'b01: out2 <= in2/in1;
  2'b11: out2 <= in1 ? in2/in1 : 1'b0;
  default: out2 <= 1'b1;</pre>
```

Potential Divide-by-Zero: The case statement for "out2" has a case where "in1" is 0 includes a division operation ("in2/in1"). Division by zero can lead to undefined behavior, and some synthesis tools may flag this as a potential issue.

```
case ( \{a,in1\} )
 2'b00: out2 <= 1'b0;
 2'b01: out2 <= in2/in1;
 2'b11: out2 <= in1 ? in2/in1 : 1'b0;
 default: out2 <= 1'b1;</pre>
       always @ (*)
         if (rst)
           out1 <= 1'b0;
                                       Multiple driven Outputs: The outputs "out1" and
         else
                                          "out2" are not assigned values together in all
           if (in1)
                                      scenarios. Synthesis tools can flag these cases where
             out1 <= in1;
                                        the outputs might be undriven and Latches occur.
     always @(posedge clk)
       if (rst)
         out1 <= 1'b0 ;
         if (in1)
           out1<= in2:
           out1<= 1'bx;
                                      Unused Wire: The wire "a" is declared but not used
         wire a;
                                       anywhere in the module. Some synthesis tools may
         assign a = ~in1 ;
                                              provide warnings for unused signals.
                                       Unused Signal: The signal "r1" is declared but not
       always @(posedge clk)
                                        used anywhere in the module. Synthesis tools can
        r1 <= 1'b0;
                                                    identify this unused signal.
     always @(posedge clk)
       if (rst)
         out1 <= 1'b0 ;
         if (in1)
                                         Multiple Driven: the output "out1" is assigned
           out1<= in2;
                                      multiple times with conflicting conditions in always
           out1<= 1'bx;
                                        Blocks in the same time. Synthesis tools may not
        always @ (*)
                                                 handle this inconsistency well.
          if (rst)
            out1 <= 1'b0;
            if (in1)
              out1 <= in1;
                                         Sensitivity to All Signals (*): Sensitivity to all
        always @ (*)
          if (rst)
                                        signals using @(*) in an always block can lead to
            out1 <= 1'b0;
                                       inefficient simulations and potential issues in larger
            if (in1)
                                          designs. The linting tool can suggest specific
              out1 <= in1;
                                        sensitivity lists to improve simulation efficiency.
      always @(posedge clk)
                                      Comparison with 'x': In the if statement for "out1",
        if (rst)
          out1 <= 1'b0 ;
                                      there is a comparison with 1'bx which represents an
                                          unknown value. Linting tools can catch such
          if (in1)
           out1<= in2;
                                        comparisons that may lead to undesired behavior.
            out1<= 1'bx;
```

Assignment 5 - Extra

Design Issues:

- 1. ns is stuck at value 1 in line 19.
- 2. There is a potential of division by zero in line 30 if in1 = 0.
- 3. Case item line 31 is unreachable is a and in1 are always the same value.
- 4. Latch inferred line 42.
- 5. r1 line 46 has no reset and is always stuck at 0.
- 6. r1 is logic unused in the design.
- 7. Multiple drivers at line 42 with lines 54, 56.
- 8. x assignment in line 56.