## Assignment 5 - Extra

1) The attached design contains design issues that can be identified early in the design process. Examine the code and make a list of potential issues that the linting tool can detect. Some of these design checks we covered in class, while others did not, so do your best to detect potential synthesis issues that can be seen in the design.

- The design is attached as Verilog file in the classroom assignment 5.

Kareem W.

FACEBOOK GRP: DIGITAL ELECTRONICS COURSES MOBILE NO.: 01009279775